Test method and architecture for circuits having inputs

Details Test method and architecture for circuits having inputs Test method and architecture for circuits having inputs

2007-01-02

2007-01-02

Ton, David (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S726000

Reexamination Certificate

active

10441691

ABSTRACT:
A test method for a plurality of circuits respectively having inputs for greatly reducing the required test time and the control circuit complexity is provided. The method includes steps of providing a set of test patterns for detecting a characteristic of the circuits, providing a common data line, and electrically connecting the circuit inputs to the common data line so that the test pattern can be broadcasted to the circuits through the common data line. The present invention also provides an architecture for implementing such method.

REFERENCES:
patent: 4782486 (1988-11-01), Lipcon et al.
patent: 5029330 (1991-07-01), Kajigaya
patent: 5065090 (1991-11-01), Gheewala
patent: 5329533 (1994-07-01), Lin
patent: 5535164 (1996-07-01), Adams et al.
patent: 5592493 (1997-01-01), Crouch et al.
patent: 5689466 (1997-11-01), Qureshi
patent: 5862152 (1999-01-01), Handly et al.
patent: 5946246 (1999-08-01), Jun et al.
patent: 5970013 (1999-10-01), Fischer et al.
patent: 5995731 (1999-11-01), Crouch et al.
patent: 6028983 (2000-02-01), Jaber
patent: 6195775 (2001-02-01), Douskey et al.
patent: 6853597 (2005-02-01), Jain
patent: 6961273 (2005-11-01), Boldt et al.
patent: 6988232 (2006-01-01), Ricchetti et al.
patent: 6996758 (2006-02-01), Herron et al.
Zhang, Zaifu et al., “An Efficient Multiple Scan Chain Testing Scheme”, 1996 IEEE, pp. 294-297.
Narayanan, Sridhar et al., “Asynchronous Multiple Scan Chains”, 1995 IEEE, pp. 270-276.

Affiliated with

Also associated with

Rating

Test method and architecture for circuits having inputs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test method and architecture for circuits having inputs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test method and architecture for circuits having inputs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3800270