Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-05-29
1999-12-07
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438382, 148DIG20, H01L 218244
Patent
active
059982497
ABSTRACT:
A method for forming an SRAM cell, on a semiconductor substrate, comprised of MOSFET devices, and polysilicon load resistors, has been developed. The process for forming the SRAM cell features the use of two, self-aligned contact, (SAC), structures, a polycide SAC structure, used for contact to a source region of a MOSFET pull down transistor, and a tungsten SAC structure, used for contact to a source region of a MOSFET pass gate transistor. A buried contact region is also featured in this SRAM design and fabrication procedure, used to connect underlying active device regions, of MOSFET pull down transistors, and MOSFET pass gate transistors.
REFERENCES:
patent: 5545584 (1996-08-01), Wuu et al.
patent: 5573980 (1996-11-01), Yoo
patent: 5607879 (1997-03-01), Wuu et al.
patent: 5652174 (1997-07-01), Wuu et al.
patent: 5763303 (1998-06-01), Liaw et al.
patent: 5770496 (1998-06-01), Roberts
Lee Jin-Yuan
Liaw Jhon-Jhy
Ackerman Stephen B.
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
Tsai Jey
LandOfFree
Static random access memory design and fabrication process featu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static random access memory design and fabrication process featu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static random access memory design and fabrication process featu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-822947