SOI wafer and method for producing it

Details SOI wafer and method for producing it SOI wafer and method for producing it

2005-04-13

2008-07-01

Whitehead, Jr., Carl (Department: 2813)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257SE27112

Reexamination Certificate

active

07394129

ABSTRACT:
An SOI wafer is constructed from a carrier wafer and a monocrystalline silicon layer having a thickness of less than 500 nm, an excess of interstitial silicon atoms prevailing in the entire volume of the silicon layer. The SOI wafers may be prepared by Czochralski silicon single crystal growth, the condition v/G<(v/G)crit=1.3×10−3cm2/(K·min) being fulfilled at the crystallization front over the entire crystal cross section, with the result that an excess of interstitial silicon atoms prevails in the silicon single crystal produced; separation of at least one donor wafer from this silicon single crystal, bonding of the donor wafer to a carrier wafer, and reduction of the thickness of the donor wafer, with the result that a silicon layer having a thickness of less than 500 nm bonded to the carrier wafer remains.

REFERENCES:
patent: 5374564 (1994-12-01), Bruel
patent: 5487354 (1996-01-01), von Ammon et al.
patent: 5891265 (1999-04-01), Nakai et al.
patent: 6211041 (2001-04-01), Ogura
patent: 6342725 (2002-01-01), Falster
patent: 6352909 (2002-03-01), Usenko
patent: 6489654 (2002-12-01), Ogura
patent: 6492682 (2002-12-01), Akiyama et al.
patent: 6756286 (2004-06-01), Moriceau et al.
patent: 2001/0030348 (2001-10-01), Falster
patent: 2002/0113265 (2002-08-01), Falster
patent: 2003/0036289 (2003-02-01), Kawamura et al.
patent: 2004/0014302 (2004-01-01), Tolchinsky et al.
patent: 2004/0126985 (2004-07-01), Bendernagel et al.
patent: 2004/0142542 (2004-07-01), Murphy et al.
patent: 2004/0175899 (2004-09-01), Lu et al.
patent: 44 14 947 (1995-08-01), None
patent: 0 553 551 (1993-03-01), None
patent: 0 969 505 (2000-01-01), None
patent: 1 170 405 (2002-01-01), None
patent: 11-307747 (1999-11-01), None
patent: WO 99/35674 (1999-07-01), None
patent: WO 03/003430 (2003-01-01), None
A.J. Auberton-Hervé et al., “Silicon On Insulator Wafers Using the Smart Cut® Technology,” The Electrochem Soc., PV98-1 (1998) 1341.
D. Gräf et al., “Characterization of Crystal Quality by Crystal Originated Particle Delineation and the Impact on the Silicon Wafer Surface,” J. Electrochem Soc., 145 (1998) 275.
G. Kissinger et al., “Influence of Residual Point Defect Supersaturation on the Formation of Grown-In Oxide Precipitate Nuclei in CZ-Si,” J. Electrochem. Soc., 145 (1998) L75.
R. Schmolke et al., “Characterization of Interstitial-Related Bulk Defects in p Silicon Substrates by Epitaxial Deposition,” Solid State Phenomena vols. 82-84 (2002) 231.
R. Schmolke et al., “Crystal Related Surface Defects: Review, Progress and Outlook,” The Electrochem. Soc. PV99-1 (1999) 386.
S.S. Kim et al., “The Effect of the Crystal Grown-In Defects on the Pause Tail Characteristics of Megabit Dynamic Random Access Memory Devices,” J. Electro. Chem. Soc. 141 (1994) 1872.
F. Passek et al., “Discrimination of Defects on Epitaxial Silicon Wafers,” The Electrochem. Soc. PV97-22 (1997) 439.
R. Winkler et al., Improvement of the Gate Oxide Integrity by Modifying Crystal Pulling and Its Impact on Device Failures, J. Electrochem Soc. 141 (1994) 1398.
E. Dornberger et al., “The Dependence of Ring-Like Distributed Stacking Faults on the Axial Temperature Gradient of Growing Czochralski Silicon Crystals,” J. Electrochem. Soc. 143 (1996) 1648.
M. Hourai et al., “Nature and Generation of Grown-in Defects in Czochralski Silicon Crystals,” Electrochem. Soc. Proc. vol. 98-1 (1998) 453.
T. Mori et al., “Numerical Simulation of Two-Dimensional Grown-in Defect Dynamics in Czochralski Crystal Growth of Silicon,” The Electrochem. Soc. PV99-1 (1999) 425.
D. Gräf et al., “Characterization of Crystal Quality by Delineation of COP and the Impact on the Silicon Wafer Surface,” The Electrochem. Soc. Proc. vol. 96-13 (1996) 117.
W. V. Ammon et al., “Defect Behavior of Oxygen Doped FZ Crystals—A Comparison to CZ,” The Electrochem. Soc. Proc. vol. 93-15 (1993) 36.
D. Zemke et al., “Investigations on the Correlation Between Growth Rate and Gate Oxide Integrity of Czochralski-Grown Silicon,” Journal of Crystal Growth, vol. 139, Issues 1-2 (1994) 37.
Patent Abstracts of Japan corresponding to JP 11-307747.
V.V. Voronkov, The Mechanism of Swirl Defects Formation in Silicon, Journal of Crystal Growth, 59, (1982), 625-643.
Winkler et al., Proc. Electrochem. Soc. (1994), 7th International Symposium on Silicon Materials Science and Technology, May 23-27, 1994, p. 973-986.

Affiliated with

Also associated with

Rating

SOI wafer and method for producing it does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SOI wafer and method for producing it, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SOI wafer and method for producing it will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3967135