Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-07-30
2009-10-20
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S731000
Reexamination Certificate
active
07607061
ABSTRACT:
In one embodiment, an integrated circuit comprises first circuitry; a first clock generator coupled to supply a first clock to the first circuitry, and a control unit coupled to the first clock generator. The first clock generator is coupled to receive an input clock to the integrated circuit and is configured to generate the first clock. The control unit is also coupled to receive a trigger input to the integrated circuit. During a test of the integrated circuit, the control unit is configured to cause the first clock generator to generate the first clock at a first clock frequency, The control unit is configured to cause the first clock generator to generate the first clock at a second frequency greater than the first clock frequency for at least one clock cycle responsive to an assertion of the trigger input.
REFERENCES:
patent: 5359267 (1994-10-01), Wilber
patent: 6107854 (2000-08-01), Wong et al.
patent: 6671848 (2003-12-01), Mulig et al.
patent: 6966021 (2005-11-01), Rajski et al.
patent: 6980042 (2005-12-01), LaBerge
patent: 6996021 (2006-02-01), Derner et al.
patent: 6996032 (2006-02-01), Ganry
patent: 7290188 (2007-10-01), Peterson et al.
Comai Michael A.
Madrid Philip E.
Global Founderies Inc.
Merkel Lawrence J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Ton David
LandOfFree
Shrink test mode to identify Nth order speed paths does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shrink test mode to identify Nth order speed paths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shrink test mode to identify Nth order speed paths will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4077323