Static information storage and retrieval – Read/write circuit – Multiplexing
Reexamination Certificate
2007-04-10
2007-04-10
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Multiplexing
C365S051000, C365S053000, C365S063000
Reexamination Certificate
active
11330220
ABSTRACT:
A semiconductor memory device formed on a semiconductor chip comprises a plurality of first memory arrays, a plurality of second memory arrays, a first voltage generator, and a plurality of first bonding pads. The semiconductor chip is divided into a first rectangle region, a second rectangle region, and a third rectangle region and the third rectangle region is arranged between the first rectangle region and the second rectangle region. The plurality of first memory arrays are formed in the first rectangle region. The plurality of second memory arrays are formed in the second rectangle region. The voltage generator and the plurality of first bonding pads are arranged in the third rectangle region. The plurality of first bonding pads are arranged between the first rectangle region and the voltage generator and no bonding pads are arranged between the voltage generator and the plurality of second memory arrays.
REFERENCES:
patent: 4498115 (1985-02-01), Hofmann
patent: 4648032 (1987-03-01), Romero, Jr. et al.
patent: 4688197 (1987-08-01), Novak et al.
patent: 4754425 (1988-06-01), Bhadriraji
patent: 4827449 (1989-05-01), Inoue
patent: 4882289 (1989-11-01), Moriuchi et al.
patent: 4933907 (1990-06-01), Kumanoya et al.
patent: 4941128 (1990-07-01), Wada et al.
patent: 4985868 (1991-01-01), Nakano et al.
patent: 5068712 (1991-11-01), Murakami et al.
patent: 5196910 (1993-03-01), Moriuchi et al.
patent: 5331201 (1994-07-01), Noshino
patent: 5440521 (1995-08-01), Tsunozaki et al.
patent: 5534724 (1996-07-01), Nagamine
patent: 5579256 (1996-11-01), Kajigaya et al.
patent: 5602771 (1997-02-01), Kajigaya et al.
patent: 5719815 (1998-02-01), Takahashi et al.
patent: 6064621 (2000-05-01), Tanizaki et al.
patent: 6160744 (2000-12-01), Kajigaya et al.
patent: 6657901 (2003-12-01), Kajigaya et al.
patent: 52-48441 (1977-04-01), None
patent: 57-203290 (1982-12-01), None
patent: 58-137191 (1983-08-01), None
patent: 60-136367 (1985-07-01), None
patent: 61-50281 (1986-03-01), None
patent: 62-28995 (1987-02-01), None
patent: 62-146489 (1987-06-01), None
patent: 62-241198 (1987-10-01), None
patent: 63-157397 (1988-06-01), None
patent: 2-68791 (1990-03-01), None
Nikkei Electronics, 1987, 4.6/No. 418, pp. 168-184.
Endo Akira
Etoh Jun
Hori Ryoichi
Horiguchi Masashi
Ikenaga Shin'ichi
Antonelli, Terry Stout and Kraus, LLP.
Hitachi ULSI Systems Co. Ltd.
Le Toan
Phung Anh
LandOfFree
Semiconductor memory device and defect remedying method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and defect remedying method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and defect remedying method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3737229