Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-03-28
2006-03-28
Lamarre, Guy (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07020819
ABSTRACT:
A semiconductor integrated circuit includes a boundary scan register and a plurality of local monitor circuits. The local monitor circuits are arranged individually about peripheral circuit regions of a semiconductor integrated circuit, being spaced from the boundary scan register, in order to measure and predict operation speeds in accordance with local on-chip process variations at a plurality of locations on the peripheral circuit regions. The operational speed of the semiconductor integrated circuit is determined by taking correlations into account between an overall signal delay time measured by the boundary scan register and local signal delay times measured by the respective local monitor circuits.
REFERENCES:
patent: 5281864 (1994-01-01), Hahn et al.
patent: 5717701 (1998-02-01), Angelotti et al.
patent: 6032279 (2000-02-01), Ramamurthy et al.
patent: 6052811 (2000-04-01), Ahsuri
patent: 6075389 (2000-06-01), Umemoto et al.
patent: 6229368 (2001-05-01), Lee
patent: 6477115 (2002-11-01), Inoshita et al.
Kerveros James C.
Lamarre Guy
Mills & Onello LLP
Samsung Electronics Co,. Ltd.
LandOfFree
Semiconductor integrated circuit with local monitor circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit with local monitor circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit with local monitor circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3571130