Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-02-18
2000-02-15
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438275, 438286, 438289, H01L 21336, H01L 218234
Patent
active
060252316
ABSTRACT:
A method for fabricating a self-aligned DMOS transistor is provided. The method includes forming a passivation layer (18, 68) on an oxide layer (16, 66) of a substrate (12, 56). The oxide layer (16, 66) is then removed from the surface of the substrate (12, 56) where it is exposed through the passivation layer (18, 68). A reduced surface field region (36, 74) is then formed where the surface of the substrate (12, 56) is exposed through the passivation layer (18, 68). An oxide layer (38, 80) is then formed on the reduced surface field region (36, 74).
REFERENCES:
patent: 4716126 (1987-12-01), Cogan
patent: 4904614 (1990-02-01), Fisher et al.
patent: 5283202 (1994-02-01), Pike, Jr. et al.
patent: 5306656 (1994-04-01), Williams et al.
patent: 5369045 (1994-11-01), Ng et al.
patent: 5382536 (1995-01-01), Malhi et al.
patent: 5548147 (1996-08-01), Mei
patent: 5618743 (1997-04-01), Williams et al.
patent: 5770503 (1998-06-01), Hshieh et al.
patent: 5831320 (1998-11-01), Kwon et al.
patent: 5854099 (1998-12-01), Farrenkopf
patent: 5893736 (1999-04-01), Lee et al.
patent: 5933733 (1999-08-01), Ferla et al.
patent: 5933734 (1999-08-01), Ferla et al.
Erdeljac John P.
Hutter Louis N.
Todd James R.
Brady III Wade James
Donaldson Richard L.
Garner Jacqueline J.
Lebentritt Michael S.
Niebling John F.
LandOfFree
Self aligned DMOS transistor and method of fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self aligned DMOS transistor and method of fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self aligned DMOS transistor and method of fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1905346