Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-12-26
2006-12-26
Lamarre, Guy (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07155649
ABSTRACT:
A scan test circuit is provided with a scan chain having n pieces of scan storage elements (n: integer, n>1); a scan clock generation circuit which is able to control a frequency of a first clock to be used for shifting data into the first to (n−1)th scan storage elements, and a frequency of a second clock to be used for shifting data into the n-th scan storage element and performing actual operation, independently from each other; and a scan selection internal signal generation circuit for generating a scan selection internal signal that is synchronized with the second clock.
REFERENCES:
patent: 5285153 (1994-02-01), Ahanin et al.
patent: 5524114 (1996-06-01), Peng
patent: 6651181 (2003-11-01), Lacey
patent: 6671848 (2003-12-01), Mulig et al.
patent: 6763489 (2004-07-01), Nadeau-Dostie et al.
patent: 6877123 (2005-04-01), Johnston et al.
patent: 7007213 (2006-02-01), Wang et al.
patent: 2002/0138801 (2002-09-01), Wang et al.
patent: 2002/0199144 (2002-12-01), Yamauchi
patent: 2003/0009714 (2003-01-01), Evans
patent: 2003/0021464 (2003-01-01), Takeoka et al.
patent: 2003/0070118 (2003-04-01), Nakao et al.
patent: 2004/0268181 (2004-12-01), Wang et al.
patent: 2002351694 (2002-12-01), None
Nakao Toshinobu
Ozaki Shinji
Sezaki Tomohisa
Bilinski Peter J.
Lamarre Guy
Matsushita Electric - Industrial Co., Ltd.
Trimmings John P.
LandOfFree
Scan test control method and scan test circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scan test control method and scan test circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan test control method and scan test circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3719776