Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-12-12
2006-12-12
Toledo, Fernando L. (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S745000, C438S749000, C438S753000, C257SE21246
Reexamination Certificate
active
07148114
ABSTRACT:
A method of patterning a layer of high-k dielectric material is provided, which may be used in the fabrication of a semiconductor device. A first etch is performed on the high-k dielectric layer. A portion of the high-k dielectric layer being etched with the first etch remains after the first etch. A second etch of the high-k dielectric layer is performed to remove the remaining portion of the high-k dielectric layer. The second etch differs from the first etch. Preferably, the first etch is a dry etch process, and the second etch is a wet etch process. This method further includes a process of plasma ashing the remaining portion of the high-k dielectric layer after the first etch and before the second etch.
REFERENCES:
patent: 5246888 (1993-09-01), Miyamoto
patent: 5316616 (1994-05-01), Nakamura et al.
patent: 6444512 (2002-09-01), Madhukar et al.
patent: 6495473 (2002-12-01), Taniyama et al.
patent: 6504214 (2003-01-01), Yu et al.
patent: 6511872 (2003-01-01), Donnelly, Jr. et al.
patent: 6511876 (2003-01-01), Buchanan et al.
patent: 6528858 (2003-03-01), Yu et al.
patent: 6531368 (2003-03-01), Yu
patent: 6656852 (2003-12-01), Rotondaro et al.
patent: 2003/0114014 (2003-06-01), Yokoi et al.
patent: 479321 (2002-03-01), None
patent: 519696 (2003-02-01), None
Wolf, S. , “Silicon Processing for the VLSI Era,” vol. 4: Deep Submicron Process Technology, Lattice Press, Sunset Beach, CA, 2002, pp. 145-180.
Chiu Hsien-Kuang
Perng Baw-Ching
Tao Hun-Jan
Slater & Matsil L.L.P.
Taiwan Semiconductor Manufacturing Company , Ltd.
Toledo Fernando L.
LandOfFree
Process for patterning high-k dielectric material does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for patterning high-k dielectric material, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for patterning high-k dielectric material will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3711140