Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
2007-05-08
2007-05-08
Lindsay, Jr., Walter (Department: 2812)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C257SE21268, C257SE21293, C257SE21008
Reexamination Certificate
active
11050472
ABSTRACT:
A method of fabricating a gate of a transistor device on a semiconductor substrate, includes the steps of placing the substrate in a vacuum chamber of a plasma reactor and introducing into the chamber a process gas that includes oxygen while maintaining a vacuum pressure in the chamber. An oxide insulating layer on the order of several Angstroms in thickness is formed at the surface of the substrate by generating a plasma in a plasma generation region within the vacuum chamber during successive “on” times, and allowing ion energy of the plasma to decay during successive “off” intervals separating the successive “on” intervals, the “on” and “off” intervals defining a controllable duty cycle. During formation of the oxide insulating layer, the duty cycle is limited so as to limit formation of ion bombardment-induced defects in the insulating layer, while the vacuum pressure is limited so as to limit formation of contamination-induced defects in the insulating layer. A conductive gate electrode is formed over the insulating layer.
REFERENCES:
patent: 4500563 (1985-02-01), Ellenberger et al.
patent: 5312778 (1994-05-01), Collins et al.
patent: 5531834 (1996-07-01), Ishizuka et al.
patent: 5827435 (1998-10-01), Samukawa
patent: 6045877 (2000-04-01), Gleason et al.
patent: 6187682 (2001-02-01), Denning et al.
patent: 6346302 (2002-02-01), Kishimoto et al.
patent: 6458714 (2002-10-01), Powell et al.
patent: 6689646 (2004-02-01), Joshi et al.
patent: 6770538 (2004-08-01), Li et al.
patent: 6831021 (2004-12-01), Chua et al.
patent: 2002/0052111 (2002-05-01), Paterson et al.
patent: 2003/0013314 (2003-01-01), Ying et al.
patent: 2004/0137243 (2004-07-01), Gleason et al.
patent: 2004/0238490 (2004-12-01), Sumiya et al.
patent: 2005/0161434 (2005-07-01), Sugawara et al.
Choksi, A.J., Lal. R., and Chandorkar, A.N., “Growth kinetics of silicon dioxide on silicon in an inductively coupled rf plasma at constant anodization currents”,J. Appl. Phys., vol. 72, No. 4, Aug. 15, 1992, pp. 1550-1557.
Nicollian, E.H., and Brews, J.R., “MOS (Metal Oxide Semiconductor) Physics and Technology”, New York, John Wiley & Sons, Inc., 1982, pp. 191-193.
Shin-ichiro, et al.; Low-Temperature Fabrication of MOSFET's Utilizing a Microwave-Excited Plasma Oxidation Technique (IEEE Electron Device Letters, vol. EDL-7 (p. 38-40), No. 1, dated Jan. 1986).
Applied Materials Inc.
Dinh Thu-Huong
Law Office of Robert M. Wallace
Lindsay, Jr. Walter
LandOfFree
Plasma gate oxidation process using pulsed RF source power does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma gate oxidation process using pulsed RF source power, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma gate oxidation process using pulsed RF source power will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3752976