Etching a substrate: processes – Gas phase etching of substrate – Application of energy to the gaseous etchant or to the...
Reexamination Certificate
1998-12-03
2001-11-06
Gulakowski, Randy (Department: 1746)
Etching a substrate: processes
Gas phase etching of substrate
Application of energy to the gaseous etchant or to the...
C216S079000, C438S719000, C438S738000
Reexamination Certificate
active
06312616
ABSTRACT:
BACKGROUND OF THE DISCLOSURE
1. Field of the Invention
The invention relates to processes for etching silicon and, more particularly, the invention relates to a method of etching polysilicon to form a storage node for an integrated circuit memory device.
2. Description of the Background Art
Trenches formed in semiconductor substrates have many uses in producing integrated circuits including isolation, capacitor formation, transistor formation, and the like. One important use of trenches is in the formation of a trench capacitor as a storage node for a dynamic random access memory (DRAM) device. Trench capacitors are desirable because they occupy a relatively small area, while having large electrode surface area due to the depth of the trench used to form the capacitor. In a conventional trench capacitor, the trench walls form one electrode of the capacitor, the walls are coated with a thin dielectric material and then the remaining trench is filled with polysilicon such that the polysilicon forms the second electrode of the capacitor. As such, trench-based DRAM devices utilize less area than other forms of memory devices that use planar or stacked capacitors. To maximize the capacitance of the trench capacitor, the surface area of the trench walls is maximized, i.e., the trench is deep and the walls are substantially vertical.
Another form of storage node is created by masking and etching a layer of polysilicon to create protrusions of polysilicon that rise from an oxide layer. The protrusions are isolated from one another by the supporting oxide layer. The polysilicon is then coated with a thin dielectric layer and an outer coating of polysilicon is applied to the dielectric layer such that the inner polysilicon protrusion and the outer polysilicon layer form the electrodes of the capacitor. This form of storage enables the surface of the inner polysilicon to be tailored to achieve a large surface area.
Traditionally, storage nodes are formed using an anisotropic chemical or reactive ion etching of a masked polysilicon substrate. Etching chemistries utilize combinations of such chemicals as HBr, Cl
2
, O
2
, SF
6
, and N
2
. The etch rate of polysilicon when exposed to combinations of such chemicals is approximately 4000 Å/min with a photoresist selectivity of less than 2:1, typically 1.8:1 is readily achievable. The maximum etch rate is directly proportional to the maximum achievable throughput for processing a wafer, i.e., the slower the etch rate, the less wafers are completely processed in a unit of time. As such, it is desirable to increase throughput of the process by increasing the etch rate. However, it is generally known that an increase in the etch rate decreases the etch selectivity. As such, for high etch rates a thick layer of photoresist (e.g., 8000 to 9000 Å) is necessary. Such a thick photoresist causes incorrect etching of the storage node side walls resulting in anomalous sidewall definition and improper storage node operation.
Therefore, a need exists in the art for a polysilicon etching method that increases the etch rate without impacting photoresist selectivity.
SUMMARY OF THE INVENTION
The disadvantages associated with the prior art are overcome by the present invention of a method of etching polysilicon that uses a fluorinated gas chemistry such as a sulfur hexafluoride/trifluoromethane/oxygen (SF
6
/CHF
3
/)O
2
) chemistry to provide an etch rate in excess of 10,000 Å/min and a photoresist selectivity of better than 3:1. The method is accomplished using, for example, a combination of 50-60 sccm of SF
6
, 1-40 sccm of a fluorocarbon such as CHF
3
, and 40-50 sccm of O
2
with a total chamber pressure of 4-60 mTorr. The power applied to the etch chemistry to produce an etching plasma is 400-1500 watts of inductive source power (at 12.56 MHz) via an inductively coupled antenna and 200-1500 watts (at 13.56 MHz) of cathode bias power applied via a cathode electrode within a wafer support pedestal. The temperature of the dome supporting the antenna was 80 degrees C., the walls of the chamber were at 65 degrees C. and the pedestal supporting the wafer was maintained at 0-50 degrees C.
REFERENCES:
patent: 4666555 (1987-05-01), Tsang
patent: 4726879 (1988-02-01), Bondur et al.
patent: 4741799 (1988-05-01), Chen et al.
patent: 5242538 (1993-09-01), Hamrah et al.
patent: 5358601 (1994-10-01), Cathey
patent: 5429070 (1995-07-01), Campbell et al.
patent: 5433823 (1995-07-01), Cain
patent: 5458734 (1995-10-01), Tsukamoto
patent: 5498312 (1996-03-01), Laermer et al.
patent: 5643473 (1997-07-01), Tachi et al.
patent: 5658472 (1997-08-01), Bartha et al.
patent: 5705025 (1998-01-01), Dietrich et al.
patent: 5759921 (1998-06-01), Rostoker
patent: 5767021 (1998-06-01), Imai et al.
patent: 5843847 (1998-12-01), Pu et al.
patent: 5854136 (1998-12-01), Huang et al.
patent: 5880033 (1999-03-01), Tsai
patent: 5900163 (1999-05-01), Yi et al.
patent: 5994160 (1999-11-01), Niedermann et al.
patent: 0 497 023 A1 (1992-08-01), None
patent: 0 843 340 A2 (1998-05-01), None
patent: 2 313 230 A (1997-11-01), None
patent: 06188224 (1994-07-01), None
Ramaswami et al. “Polysilicon Planarization Using Spin-On Glass”Journal of the Electrochemical Society, vol. 139, No. 2, pp. 591-599, Feb. 1992.
Chinn Jeffrey
Kim Nam-Hun
Shin Taeho
Applied Materials Inc.
Bach Joseph
Gulakowski Randy
Moser Patterson & Sheridan
Olsen Allan
LandOfFree
Plasma etching of polysilicon using fluorinated gas mixtures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma etching of polysilicon using fluorinated gas mixtures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma etching of polysilicon using fluorinated gas mixtures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2590263