Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-07-31
2007-07-31
Lamarre, Guy (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S030000, C714S734000, C703S028000, C324S754090, C365S201000
Reexamination Certificate
active
11109535
ABSTRACT:
Through addressing circuitry, a sampling circuit can choose a unique internal node/signal on an encapsulated/packaged chip to be output to one or more drivers. The chosen signals available at the target node are directed either through a select circuit to an output pin, or directly to an output pin. In a preferred mode, decode circuits used to select a unique node are serially connected, allowing for a large number of signals to be made available for analyzing without a large impact on circuit layout.
REFERENCES:
patent: 4779088 (1988-10-01), Restrepo
patent: 5317711 (1994-05-01), Bourekas et al.
patent: 5414708 (1995-05-01), Webber et al.
patent: 5530706 (1996-06-01), Josephson et al.
patent: 5651129 (1997-07-01), Yokote et al.
patent: 5771240 (1998-06-01), Tobin et al.
patent: 5838692 (1998-11-01), Tobin
patent: 5867644 (1999-02-01), Ranson et al.
patent: 5914957 (1999-06-01), Dean et al.
patent: 6233074 (2001-05-01), Lahat et al.
patent: 6240082 (2001-05-01), Kim et al.
patent: 6245587 (2001-06-01), Vallett
patent: 6256754 (2001-07-01), Roohparvar
patent: 6397354 (2002-05-01), Ertekin
patent: 6472893 (2002-10-01), Martin et al.
patent: 6697980 (2004-02-01), Glasser
patent: 6782336 (2004-08-01), Shah
patent: 6841991 (2005-01-01), Martin et al.
patent: 7017093 (2006-03-01), Broberg, III
patent: 7080283 (2006-07-01), Songer et al.
patent: 7114135 (2006-09-01), Gauvin
patent: 2004/0093535 (2004-05-01), Eleyan et al.
patent: 2006/0036919 (2006-02-01), Creigh
patent: 1 326 172 (2002-12-01), None
patent: WO 99/17125 (1999-04-01), None
Mehrdad Nourani, Detecting Signal-Overshoots for Reliability Analysis in High-Speed System-on-Chips, IEEE Transactions on Reliability, Dec. 2002, pp. 494-504, vol. 51, No. 4.
Johnson James Brian
Keeth Brent
Manning Troy
Martin Chris
Jones Day
Lamarre Guy
Micro)n Technology, Inc.
Pencoske Edward L.
Trimmings John P.
LandOfFree
On-chip sampling circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On-chip sampling circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip sampling circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3757099