Methods to improve copper-fluorinated silica glass interconnects

Details Methods to improve copper-fluorinated silica glass interconnects Methods to improve copper-fluorinated silica glass interconnects

2000-01-21

2000-10-24

Zarabian, Amir

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

438618, 438622, 438624, H01L 2144, H01L 214763

Patent

active

061366803

ABSTRACT:
A method of forming an interconnect, comprising the following steps. A semiconductor structure is provided that has an exposed first metal contact and a dielectric layer formed thereover. An FSG layer having a predetermined thickness is then formed over the dielectric layer. A trench, having a predetermined width, is formed within the FSG layer and the dielectric layer exposing the first metal contact. A barrier layer, having a predetermined thickness, may be formed over the FSG layer and lining the trench side walls and bottom. A metal, preferably copper, is then deposited on the barrier layer to form a copper layer, having a predetermined thickness, over said barrier layer covered FSG layer, filling the lined trench and blanket filling the barrier layer covered FSG layer. The copper layer, and the barrier layer on said upper surface of said FSG layer, are planarized, exposing the upper surface of the FSG layer and forming a planarized copper filled trench. The FSG layer and planarized copper filled trench are then processed by either: (1) annealing from about 400 to 450.degree. C. for about one hour, then either NH.sub.3 or H.sub.2 plasma treating; or (2) Ar.sup.+ sputtering to ion implant Ar.sup.+ to a depth of less than about 300 .ANG. in the fluorinated silica glass layer, whereby any formed Si--OH bonds and copper oxide (metal oxide) are removed. A dielectric cap layer, having a predetermined thickness, is then formed over the processed FSG layer and the planarized copper filled trench.

REFERENCES:
patent: 5395796 (1995-03-01), Haskell et al.
patent: 5407529 (1995-04-01), Homma
patent: 5420069 (1995-05-01), Joshi et al.
patent: 5571734 (1996-11-01), Tseng etal.
patent: 5759906 (1998-06-01), Lou
patent: 5763010 (1998-06-01), Guo et al.
patent: 5858869 (1999-01-01), Chen et al.
patent: 5866945 (1999-02-01), Chen et al.
patent: 5876798 (1999-03-01), Vassiliev
patent: 5891513 (1999-04-01), Dubin et al.
patent: 6010962 (2000-01-01), Liu et al.
Yang et al., "The Stability of Si-O-F low-k dielectrics: Attack by water molecules as function of near-neighbor Si-F bonding arrangements", J. Vacuum Sci. Technol., A 16(3), May/Jun. 1998, pp. 1525-1527.
Peters, "Pursuing the Perfect Low-k Dielectric", Semiconductor International, Sep. 1998, pp. 64-74.
Swope et al., "Improvement of Adhesion Properties of Fluorinated Silica Glass Films by Nitrous Oxide Plasma Treatment", Journal Electrochem. Soc., vol. 144, No. 7, Jul. 1997, pp. 2559-2564.

Affiliated with

Also associated with

Rating

Methods to improve copper-fluorinated silica glass interconnects does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods to improve copper-fluorinated silica glass interconnects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods to improve copper-fluorinated silica glass interconnects will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1963214