Methods of forming integrated circuit devices having metal...

Details Methods of forming integrated circuit devices having metal... Methods of forming integrated circuit devices having metal...

2007-10-16

2007-10-16

Tran, Binh X. (Department: 1765)

Semiconductor device manufacturing: process

Chemical etching

Combined with coating step

C438S700000, C438S720000, C438S736000

Reexamination Certificate

active

11216686

ABSTRACT:
Methods of forming metal interconnect layers include forming an electrically insulating layer having a contact hole therein, on a semiconductor substrate and then forming a recess in the electrically insulating layer, at a location adjacent the contact hole. The contact hole and the recess are then filled with a first electrically conductive material (e.g., tungsten (W)). At least a portion of the first electrically conductive material within the contact hole is then exposed. This exposure occurs by etching back a portion of the electrically insulating layer using the first electrically conductive material within the contact hole and within the recess as an etching mask. The first electrically conductive material within the recess is then removed to expose another portion of the electrically insulating layer. Following this, the exposed portion of the first electrically conductive material is covered with a second electrically conductive material (e.g., copper (Cu)), which directly contacts the exposed portion of the first electrically conductive material. This covering step results in the definition of a wiring pattern including the first and second electrically conductive materials.

REFERENCES:
patent: 6417106 (2002-07-01), Twu et al.
patent: 6569770 (2003-05-01), Wang et al.
patent: 7041574 (2006-05-01), Kim et al.
patent: 7115517 (2006-10-01), Ye et al.
patent: 2003/0068880 (2003-04-01), Morimoto et al.
patent: 2005/0116348 (2005-06-01), Minamihaba et al.
patent: 2006/0024956 (2006-02-01), Zhijian et al.
patent: 2006/0065981 (2006-03-01), Egusa
patent: 2006/0110941 (2006-05-01), Yen et al.
patent: 2006/0223309 (2006-10-01), Ho et al.
patent: 100190079 (1999-01-01), None
patent: 100278662 (2000-10-01), None
patent: 2000-3912 (2001-07-01), None
patent: 1020020010814 (2002-06-01), None
patent: 2002-305197 (2002-10-01), None
patent: 2003-092300 (2003-03-01), None
patent: 1020030092520 (2003-12-01), None
patent: 100419021 (2004-02-01), None
patent: 1020040038139 (2004-05-01), None
patent: 2004-253584 (2004-09-01), None
patent: 1020020076810 (2002-10-01), None
patent: 1020020087741 (2002-11-01), None

Affiliated with

Also associated with

Rating

Methods of forming integrated circuit devices having metal... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming integrated circuit devices having metal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming integrated circuit devices having metal... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3900935