Methods of forming insulated-gate semiconductor devices using se

Details Methods of forming insulated-gate semiconductor devices using se Methods of forming insulated-gate semiconductor devices using se

1996-05-14

1999-04-06

Trinh, Michael

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438302, 438524, 438555, H01L 2122

Patent

active

058917764

ABSTRACT:
A method of forming an insulated gate semiconductor device includes the steps of patterning an insulated gate electrode on a face of a substrate containing a first conductivity type region and forming a trench at the face using the gate electrode as a mask. Second conductivity type dopants are then deposited onto the bottom and sidewalls of the trench and diffused into the substrate to form a relatively lightly doped first body region. The gate electrode is then used again as a mask during a step of implanting a relatively high dose of second conductivity type dopants at the bottom of the trench. These implanted dopants are then partially diffused laterally and downwardly away from the bottom and sidewalls of the trench. The gate electrode is then used again to deposit first conductivity type dopants onto the sidewalls (and bottom) of the trench. The deposited first conductivity type dopants on the sidewalls and previously partially diffused second conductivity type dopants are then simultaneously diffused into the first body region. During this step, the deposited first conductivity type dopants diffuse laterally away from the sidewalls of trench and underneath the insulated gate electrode into the surrounding first body region to form source regions. The partially diffused second conductivity type dopants also continue to diffuse laterally away from the lowermost portions of the sidewalls of the trench and downward from the bottom of the trench to form a relatively wide second body region underneath the source region(s).

REFERENCES:
patent: 4419811 (1983-12-01), Rice
patent: 4503598 (1985-03-01), Vora et al.
patent: 4561168 (1985-12-01), Pitzer et al.
patent: 4895810 (1990-01-01), Meyer et al.
patent: 4960723 (1990-10-01), Davies
patent: 5132238 (1992-07-01), Murakami et al.
T. Laska et al., A Low Loss/Highly Rugged IGBT-Generation--Based On A Self Aligned Process With Double Implanted N/N.sup.+ -Emitter, Proc. ISPSD, 1994, pp. 171-175.
B. Jayant Baliga et al., The Insulated Gate Transistor: A New Three-Terminal MOS-Controlled Bipolar Power Device, IEEE Trans. Electron Devices, vol. ED-31, pp. 821-828, Jun. 1984, pp. 192-199.
D.R. Disney et al., SOI LIGBT Devices with a Dual P-Well Implant for Improved Latching Characteristics, IEEE, 5th International Symposium on Power Semiconductor Devices and ICs, pp. 254-258, 1993.
Yo-Hwan Koh et al., Latch-Back-Free Self-Aligned Power MOSFET Structure with Silicided Source and Body Contact, IEEE Electron Device Letters, vol. 9, No. 8, Aug. 1988, pp. 408-410.
Byeong-Hoon Lee et al., Latch-up Suppressed Insulated Gene Bipolar Transistor by the Deep p.sup.+ Ion Implantation under the n.sup.+ Source, Jpn. J. Appl. Phys. vol. 33 (1994) pp. 563-566, Part 1, No. 1B, Jan. 1994.
B. Jayant Baliga, Modern Power Devices, Modern Power Devices, Chapter 7, Section 7.2, 1987, pp. 350-358.

Affiliated with

Also associated with

Rating

Methods of forming insulated-gate semiconductor devices using se does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming insulated-gate semiconductor devices using se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming insulated-gate semiconductor devices using se will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1371049