Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-04-19
2003-12-23
Loke, Steven (Department: 2811)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S224000, C438S227000, C438S228000, C438S217000
Reexamination Certificate
active
06667205
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates generally to CMOS devices, and more particularly to forming discrete p-wells for the n-type devices.
In CMOS technology, it is generally known to utilize a “twin tub” process to form a discrete, p-type well region (hereafter “p-well”) into which the NFET will be formed, and a discrete, n-type well region (“n-well”) into which the PFET will be formed. The wells are used to more precisely control the threshold voltages of the transistors. See for example U.S. Pat. No. 5,792,680, “Method of Forming a Low Cost DRAM Cell with Self-Aligned Twin Tub CMOS Devices and a Pillar Shaped Conductor,” to Sung et al. As shown in
FIGS. 5A-5G
of the patent, an n-well and p-well are formed using a composite imaged structure of BPSG
16
and silicon nitride
18
. First the p-type dopant is implanted so that it is shallower beneath the mask structure and deeper in areas where the mask structure is absent, then the n-type dopant is implanted at an energy such that it does not implant into unmasked areas. Both implants are carried out at a concentration of 1E13 to 1E14 and an energy of 1-2 Mev.
More recently, twin tub CMOS devices have utilized so-called “retrograde” wells, in which the concentration of dopant is higher at the bottom of the well and lower at the upper surface of the well. This doping profile helps prevent latch up by raising the threshold voltage of the parasitic device formed by the well. An example of prior art retrograde wells is shown in FIG. 1 of U.S. Pat. No. 5,814,866. Photoresist defines a p-well region, and a sequence of implants is carried out to form first the deep, highly doped portion of the p-well (implant concentration 1E13, energy 2 Mev), then the more shallow, more lightly doped portions of the well (e.g. 1.25 Mev, 1 Mev). Note again that a p-region forms below the mask that is shallower than where the substrate is unmasked. Then arsenic ions are implanted to form the n-well, again in a sequence with decreasing energy, to form a retrograded n-well with the mask in place.
In forming twin-tub, 0.11 um lithography CMOS devices (that is, FETs with effective channel lengths less than or equal to approximately 0.11 um), the inventors found that the threshold voltages of n-type transistors within about 1.5 um of the p-well
-well interface exhibited threshold voltage shifts of up to 80 mV. Repeated attempts to address this threshold voltage shift by altering the implant dose and/or energy proved unsuccessful. While these threshold voltage shifts could be reduced to some extent by altering doping profiles, they were not eliminated or reduced to an acceptable level (i.e. less than about 10 mV). Moreover, these solutions created new problems. The altered doping profiles decreased the efficiency of the resulting well regions. These shifts in threshold voltage could lead to catastrophic failures in the Boolean operations of the resulting logic circuits.
BRIEF SUMMARY OF THE INVENTION
It is thus an object of the present invention to form twin-tub CMOS devices that do not exhibit threshold voltage shifts in devices adjacent the p-well
-well interface.
In a first aspect, the invention comprises a method of forming the n-well and p-well regions on a substrate, comprising the steps of forming a first mask structure having a given thickness on the substrate; carrying out n-well implants into regions of the substrate exposed by the first mask structure; substantially reducing said thickness of said first mask structure; carrying out a first p-well implant through said first mask structure, so that a first implant region is formed below the n-well and a second implant region is formed below the first mask structure, the first implant region being deeper than the second implant region; forming a second mask structure on the substrate having an image generally complementary to the first mask structure; and carrying out p-well implants into regions of the substrate exposed by the second mask structure.
In a second aspect, the invention comprises a method of forming abutting retrograde n-well and p-well regions on a substrate, comprising the steps of forming the retrograde n-well by implanting with a first dopant species; and forming the retrograde p-well by first carrying out a deep implant with a second dopant species under conditions that substantially reduce scattering of said second dopant species into abutting regions of said retrograde n-well.
In a third aspect, the invention comprises a CMOS device having FETs with effective channel lengths less than or equal to approximately 0.11 um formed in adjacent, retrograde nwells and pwells, wherein threshold voltages of FETs formed with approximately 1.5 um of an interface between said nwells and pwells are constant within approximately 10 mV.
REFERENCES:
patent: 4558508 (1985-12-01), Kinney et al.
patent: 4613885 (1986-09-01), Haken
patent: 4929565 (1990-05-01), Parrillo
patent: 5138420 (1992-08-01), Komori et al.
patent: 5304833 (1994-04-01), Shigeki et al.
patent: 5384279 (1995-01-01), Stolmeijer et al.
patent: 5494843 (1996-02-01), Huang
patent: 5792680 (1998-08-01), Sung et al.
patent: 5814866 (1998-09-01), Borland
patent: 5963799 (1999-10-01), Wu
patent: 6144076 (2000-11-01), Puchner et al.
patent: 6235568 (2001-05-01), Murthy et al.
patent: 6258641 (2001-07-01), Wong et al.
patent: 6312981 (2001-11-01), Akamatsu et al.
patent: 3-99430 (1991-04-01), None
W. S. Johnson, “Multiple Masking Technique In Ion Implantation”, IBM TDB vol. 15, No. 2 Jul. 1972, pp. 660-661.
Breitwisch Matthew J.
Lam Chung H.
Slinkman James A.
Canale Anthony J.
Chadurjian Mark F.
International Business Machines Machines Corporation
Loke Steven
LandOfFree
Method of forming retrograde n-well and p-well does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming retrograde n-well and p-well, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming retrograde n-well and p-well will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3169712