Method of forming an on-chip decoupling capacitor with...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S003000, C438S396000, C438S240000

Reexamination Certificate

active

06387754

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates, most generally, to semiconductor integrated circuit devices and to the methods for forming such devices. More particularly, the present invention is directed to decoupling capacitors formed over dielectric materials having a low dielectric constant.
BACKGROUND OF THE INVENTION
With the reduction in feature size and the ever-increasing speed of complementary metal-oxide-semiconductor (CMOS) logic circuitry, low-k dielectric/copper integration schemes are becoming increasingly more attractive. Complimentarily, the back-end-of-line (BEOL) processing aspects of advanced integration schemes are becoming a more integral part of the overall system. Devices and functions which were once part of the chip package may now be incorporated into the chip using BEOL processing, in response to cost and performance demands. One such device, which provides a cost and performance advantage and can be incorporated onto the semiconductor chip using BEOL processing, is a decoupling capacitor.
On-chip decoupling capacitors in semiconductor integrated circuit devices are needed to dampen power/ground bounce in high-speed digital systems. This power/ground bounce phenomenon results from resonance effects in the power supply circuitry. In addition, it is further understood that on-chip decoupling capacitors reduce or eliminate the effect of electromagnetic or radiative interference effects.
The present invention addresses the design of on-chip decoupling capacitors and their compatibility with the new low-k dielectric materials being used for advanced CMOS logic process flows. Low-k dielectric materials are simply dielectric materials having a dielectric constant (k) of less than about 4. Conventional methods for manufacturing semiconductor devices are incompatible with the use of low-k dielectric materials, unless additional masking layers, with associated increases in process complexity and costs, are used.
When forming a decoupling capacitor during BEOL processing in a low-k dielectric/copper integration scheme, several factors must be considered. Decoupling capacitors are vertically stacked with a lower electrode connected to a subjacent copper wire which is typically used as an interconnect. Low-k dielectric materials are used as the dielectric material in which damascene copper interconnect wires are formed because of the low parasitic capacitance between adjacent conductive wires, such as copper, when using a low-k dielectric material. Thus, the use of a low-k dielectric material in the damascene processing scheme allows for a maximum degree of integration because adjacent copper lines may be placed in close proximity to one another.
Complexity arises out of the fact that the low-k dielectric materials are typically carbon-based or includes carbon. Photoresist films commonly used as masking materials, in all patterning operations, are also carbon-based. Therefore, processes that are used to strip the photoresist materials also attack the exposed low-k dielectric materials. Poor selectivity in the etch processes used to etch the capacitor dielectric and tantalum nitride (TaN) film commonly used in capacitor electrodes creates additional problems. For example, during the etching process used to remove the capacitor dielectric from the lower TaN electrode, the lower TaN electrode may be attacked. Furthermore, during the etching process used to remove the lower TaN electrode from the low-k carbon-based dielectric material, the underlying low-k carbon-based dielectric material may be further attacked. After the etching process is complete, the stripping process used to remove the photoresist film severely attacks the underlying low-k dielectric and therefore degrades device integrity. Another issue using this integration scheme is copper-to-copper shorting. When the underlying structure includes damascene copper wires formed within a low-k dielectric material, shorting between the exposed copper wires may result during reactive ion etching (RIE) processes due to the back-sputtering of the exposed underlying copper metal.
In summary, there is a need to provide a structure and process for forming the structure which allow for the formation of vertically stacked decoupling capacitors over a damascene structure including tightly packed copper interconnect wires formed within a low-k dielectric material.
SUMMARY OF THE INVENTION
To address this and other needs, and in view of its purposes, the present invention provides a vertically stacked decoupling capacitor formed over a low-k dielectric material which may preferably include copper interconnect wires formed within the low-k dielectric material using damascene technology. The decoupling capacitor includes a hardmask film formed over the bottom electrode of the capacitor. The hardmask may be formed of aluminum or silicon according to exemplary embodiments. The present invention also provides a process for forming the same structure. Because of the inclusion of the hardmask, attack of the underlying low-k dielectric is suppressed during the etching and stripping process operations used to form the vertically stacked decoupling capacitor.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, but are not restrictive, of the invention.


REFERENCES:
patent: 3969197 (1976-07-01), Tolar et al.
patent: 4002545 (1977-01-01), Fehiner et al.
patent: 4423087 (1983-12-01), Howard et al.
patent: 4471405 (1984-09-01), Howard et al.
patent: 5872697 (1999-02-01), Christensen et al.
patent: 6043526 (2000-03-01), Ochiai
patent: 6180447 (2001-01-01), Park et al.
patent: 6200844 (2001-03-01), Huang
patent: 6207465 (2001-03-01), Cuchiaro et al.
patent: 6207528 (2001-03-01), Lee
patent: 6211034 (2001-04-01), Visokay et al.
patent: 6291251 (2001-09-01), Nam
patent: 06163848 (1994-06-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming an on-chip decoupling capacitor with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming an on-chip decoupling capacitor with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an on-chip decoupling capacitor with... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2894434

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.