Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-01-24
2008-10-28
Pham, Long (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S200000
Reexamination Certificate
active
07442611
ABSTRACT:
A method is provided for fabricating a semiconductor device structure. In such method a p-type field effect transistor (PFET) and an n-type field effect transistor (NFET), each of the NFET and the PFET having a conduction channel disposed in a single-crystal semiconductor region of a substrate. A stressed film having a compressive stress at a first magnitude can be formed to overlie the PFET and the NFET. Desirably, a mask is formed to cover the PFET while exposing the NFET, after which, desirably, a portion of the stressed film overlying the NFET is subjected to ion implantation, while the mask protects another portion of the stressed film overlying the PFET from the ion implantation. The substrate can then be annealed, whereby, desirably, the compressive stress of the implanted portion of the stressed film is much reduced from the first magnitude by the annealing. In such way, the implanted portion of the stressed film overlying the NFET desirably imparts one of a much reduced magnitude compressive stress, a zero stress and a tensile stress to the conduction channel of the NFET. Another portion of the stressed film can continue to impart the compressive stress at the first magnitude to the conduction channel of the PFET.
REFERENCES:
patent: 6984654 (2006-01-01), Camden
patent: 7193254 (2007-03-01), Chan et al.
patent: 2003/0181005 (2003-09-01), Hachimine et al.
patent: 2005/0285137 (2005-12-01), Satoh
patent: 2007/0102768 (2007-05-01), Shimizu et al.
Chan Victor W. C.
Lee Yong M.
Yang Haining
International Busines Machines Corporation
Neff Daryl K.
Petrokaitis Joseph
Pham Long
LandOfFree
Method of applying stresses to PFET and NFET transistor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of applying stresses to PFET and NFET transistor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of applying stresses to PFET and NFET transistor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3990220