Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-12-08
1999-06-22
Booth, Richard A.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438286, H01L 218247
Patent
active
059151781
ABSTRACT:
A process for fabricating a flash EEPROM device, incorporating a shallow, heavily doped, source side region, used to improve the endurance of the flash EEPROM device, has been developed. The process features placing a shallow, ion implanted arsenic region, in the semiconductor substrate, adjacent to one side of a floating gate structure, prior to creation of the control gate structure. The addition of the shallow, ion implanted arsenic region, improves the coupling ratio at the source, which in turn results in the ability of the flash EEPROM device to sustain about 1,000,000 program/erase cycles, compared to counterparts, fabricated without the shallow, source side region, only able to sustain about 400,000 program/erase cycles.
REFERENCES:
patent: 5130769 (1992-07-01), Kuo et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5340760 (1994-08-01), Komori et al.
patent: 5414287 (1995-05-01), Hong
patent: 5573965 (1996-11-01), Chen et al.
patent: 5674764 (1997-10-01), Liu et al.
patent: 5766997 (1998-06-01), Takeuchi
patent: 5776787 (1998-07-01), Keshtbod
patent: 5776811 (1998-07-01), Wang et al.
patent: 5789297 (1998-08-01), Wang et al.
Chiang An-Min
Juang Long-Shang
Lee Chi-Shiang
Lin Jyh-Feng
Ackerman Stephen B.
Booth Richard A.
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Method for improving the endurance of split gate flash EEPROM de does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for improving the endurance of split gate flash EEPROM de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for improving the endurance of split gate flash EEPROM de will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1715262