Semiconductor device manufacturing: process
With measuring or testing
Electrical characteristic sensed
Inventor
active
IMD oxide crack monitor pattern and design rule
Method and test site to monitor alignment shift and buried conta
Method for improving the endurance of split gate flash EEPROM de
Method for making improved polysilicon FET gate electrodes havin
Method of making stepped edge structure of an EEPROM tunneling w
No associations
LandOfFree
Jyh-Feng Lin does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jyh-Feng Lin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jyh-Feng Lin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-197558