Method for forming robust solder interconnect structures by...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S614000

Reexamination Certificate

active

06995084

ABSTRACT:
A method for forming an interconnect structure for a semiconductor device includes defining a via in a passivation layer so as expose a top metal layer in the semiconductor device. A seed layer is formed over the passivation layer, sidewalls of the via, and the top metal layer. A barrier layer is formed over an exposed portion of the seed layer, the exposed portion defined by a first patterned opening. The semiconductor device is annealed so as to cause atoms from the barrier layer to diffuse into the seed layer thereunderneath, wherein the annealing causes diffused regions of the seed layer to have an altered electrical resistivity and electrode potential with respect to undiffused regions of the seed layer.

REFERENCES:
patent: 5462638 (1995-10-01), Datta et al.
patent: 5486282 (1996-01-01), Datta et al.
patent: 5620611 (1997-04-01), Datta et al.
patent: 5796168 (1998-08-01), Datta et al.
patent: 5937320 (1999-08-01), Andricacos et al.
patent: 6293457 (2001-09-01), Srivastava et al.
patent: 6468413 (2002-10-01), Fanti et al.
patent: 6492197 (2002-12-01), Rinne
patent: 6613663 (2003-09-01), Furuya

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for forming robust solder interconnect structures by... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming robust solder interconnect structures by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming robust solder interconnect structures by... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3675534

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.