Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-10-16
2007-10-16
Kerveros, James C. (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
11603085
ABSTRACT:
A method and apparatus for inserting design-for-debug (DFD) circuitries in an integrated circuit to debug or diagnose DFT modules, including scan cores, memory BIST (built-in self-test) cores, logic BIST cores, and functional cores. The invention further comprises using a DFD controller for executing a plurality of DFD commands to debug or diagnosis the DFT modules embedded with the DFD circuitries. When used alone or combined together, these DFD commands will detect or locate physical failures in the DFT modules in the integrated circuit on an evaluation board or system using a low-cost DFT debugger. A computer-aided design (CAD) method is further developed to synthesize the DFD controller and DFD circuitries according to the IEEE 1149.1 Boundary-scan Std. The DFD controller supports, but is not limited to, the following DFD commands: RUN_SCAN, RUN_MBIST, RUN_LBIST, DBG_SCAN, DBG_MBIST, DBG_LBIST, DBG_FUNCTION, SELECT, SHIFT, SHIFT_CHAIN, CAPTURE, RESET, BREAK, RUN, STEP, and STOP.
REFERENCES:
patent: 5488688 (1996-01-01), Gonzales et al.
patent: 5491793 (1996-02-01), Somasundaram et al.
patent: 5544311 (1996-08-01), Harenberg et al.
patent: 5724505 (1998-03-01), Argade et al.
patent: 5828824 (1998-10-01), Swoboda
patent: 5828825 (1998-10-01), Eskandari et al.
patent: 5881067 (1999-03-01), Narayanan et al.
patent: 6122762 (2000-09-01), Kim
patent: 6191603 (2001-02-01), Muradali et al.
patent: 6199031 (2001-03-01), Challier et al.
patent: 6240377 (2001-05-01), Kai et al.
patent: 6249893 (2001-06-01), Rajsuman et al.
patent: 6308290 (2001-10-01), Forlenza et al.
J. Ghosh-Dastidar et al, “A Rapid and Scalable Diagnosis Scheme for BIST Environments with a Large Number of Scan Chains,” Proc.,IEEE VLSI Test Symposium, pp. 79-85, 2000, /Copy Enclosed/.
M. Abromovici et al,Digital Systems Testing and Testable Design, Computer Science Press, New York, 1990, /Copy Unavailable/.
M. Crouch,Design-for-Test for Digital IC's and Embedded Core Systems, Prentice Hall PTR, New Jersey, 2000, /Copy Unavailable/.
Nadeau-Dostie,Design for At-Speed Test, Diagnosis and Measurement, Kluwer Academic Press, Norwell, MA, 2000, /Copy Unavailable/.
IEEE,IEEE Standard Test Access port and Boundary-Scan Architecture: IEEE Std 1149.1-1990(Includes IEEE Std 1149.1a-1993), IEEE Computer Society, New York, Oct. 21, 1993, /Copy Unavailable.
Bursky: “Million-Gate ASICS to Provide Systems on a Chip,” Electronic Design, Penton Publishing, Cleveland, Oh, vol. 42, No. 1.
Chang Ming-Tung
Chao Hao-Jan
Hsu Po-Ching
Wang Laung-Terng
Wen Xiaoqing
Kerveros James C.
Syntest Technologies, Inc.
Zegeer Jim
LandOfFree
Method and apparatus for diagnosing failures in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for diagnosing failures in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for diagnosing failures in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3874074