Method and apparatus for broadcasting test patterns in a...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07412637

ABSTRACT:
A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The broadcaster is a combinational logic network coupled to an optional virtual scan controller and an optional scan connector. The virtual scan controller controls the operation of the broadcaster. The system transmits virtual scan patterns stored in the ATE and generates broadcast scan patterns through the broadcaster for testing manufacturing faults in the scan-based integrated circuit. The number of scan chains that can be supported by the ATE is significantly increased. Methods are further proposed to reorder scan cells in selected scan chains, to generate the broadcast scan patterns and virtual scan patterns, and to synthesize the broadcaster and a compactor in the scan-based integrated circuit.The scan architecture used can also be random access scan based, where the integrated circuit comprises an array of random access scan (RAS) cells that are randomly and uniquely addressable. In random access scan, test patterns can be applied by selectively updating RAS cells and test responses can be observed through a direct read-out process. Eliminating the shifting process inherent in serial scan, random access scan produces much lower test power dissipation than serial scan.

REFERENCES:
patent: 4503537 (1985-03-01), McAnney
patent: 5701309 (1997-12-01), Gearhardt et al.
patent: 5923836 (1999-07-01), Barch et al.
patent: 5991909 (1999-11-01), Rajski et al.
patent: 6256760 (2001-07-01), Carron et al.
patent: 6327685 (2001-12-01), Koprowski et al.
patent: 6327687 (2001-12-01), Rajski et al.
patent: 6543020 (2003-04-01), Rajski et al.
patent: 6611933 (2003-08-01), Koenemann et al.
patent: 6684358 (2004-01-01), Rajski et al.
I. Bayraktaroglu, and A. Orailoglu, “Test Volume and Application Time Reduction Through Scan Chain Concealment,” Proc., IEEE 38thDesign Automation Conf., pp. 151-155, 2001.
I. Hamzaoglu, and J.H. Patel, “Reducing Test Application Time for Full Scan Embedded Cores,” Proc., IEEE 29thFault-Tolerant Computing Symposium, pp. 260-267, 1999.
S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtis, “Built-in Test for Circuits with Scan Based Reseeding of Multiple Polynomial Linear Feedback Shift Registers”,IEEE Transactions on Computers, vol. C-44, pp. 223-233, Feb. 1995.
A. Jas, B. Pouya, and N. Touba, “Virtual Scan Chains: A Means for Reducing Scan Length in Cores,” Proc., IEEE VLSI Test Symposium, pp. 73-78, Apr. 2000.
B. Koenemann, “LFSR-Coded Test Patterns for Scan Designs”, Proc., European Test Conf., pp. 237-242, 1991.
K.-J. Lee, J.-J. Chen, and C.-H. Huang, “Broadcasting Test Patterns to Multiple Circuits”,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 12, pp. 1793-1802, Dec. 1999.
A.R. Pandey, and J.H. Patel, “An Incremental Algorithm for Test Generation in Illinois Scan Architecture Based Designs,” Proc., IEEE 2002 Design, Automation and Test in Europe (DATE), pp. 368-375, 2002.
J. Rajski, J. Tyszer, and N. Zacharia, “Test Data Decompression for Multiple Scan Designs with Boundary Scan”,IEEE Transactions on Computers, vol. 47, No. 11, Nov. 1998.
H. Ando, “TestingVLSI with Random Access Scan,”Proc. of COMPCON, pp. 50-52, Feb. 1980.
D.H. Baik et al, “Progressive Random Access Scan: a SimultaneousSolution to Test Power, Test Data Volume and Test Time,”Proc. International Test Conf., paper 15.2, 2005.
B. Bhattacharya et al, “Double-Tree Scan: a Novel Low-power Scan-path Architecture,”Proc. International Test Conf., pp. 470-479, Oct. 2003.
S. Kajihara et al, “Test Vector Modification for Power Reduction During Scan Testing,”Proc. In VLSI Test Symposium, pp. 160-165, May 2002.
A.S. Mudlapur et al, “A Random Access Scan Architecture to Reduce Hardware Overhead,”Proc. Int'l Test Conf., Paper 15.1 (9 pages), Nov. 2005.
S. Wang et al, “ATPG for Heat Dissipation Minimization During Scan Testing,”Proc. European Design Automation Conf., pp. 614-619, Jun. 1997.
X. Wen et al, “On Low-Capture-PowerTest Generation for Scan Testing,”Proc. In VLSI Test Symposium, p. 265-270, 2005.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for broadcasting test patterns in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for broadcasting test patterns in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for broadcasting test patterns in a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4002230

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.