Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Inventor
active
Mask network design for scan-based integrated circuits
Mask network design for scan-based integrated circuits
Method and apparatus for broadcasting test patterns in a...
Method and apparatus for multi-level scan compression
Method for performing ATPG and fault simulation in a...
No associations
LandOfFree
Boryau (Jack) Sheu does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Boryau (Jack) Sheu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boryau (Jack) Sheu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2946929