Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1998-04-14
1999-11-02
Nguyen, Hoa T.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
365201, G01R 3128, G11C 700
Patent
active
059789492
ABSTRACT:
A failure analysis device of the present invention performs a simple and quick failure analysis of a memory device. The failure analysis device for an IC tester analyzes failure data received from a memory device and comprises a memory and a selector. The memory stores the failure data. The selector optionally selects an address to which the failure data is written. The selectors connect the address with an address of the memory and output the failure data to the memory.
REFERENCES:
patent: 4414665 (1983-11-01), Kimura et al.
patent: 4862460 (1989-08-01), Yamaguchi
patent: 5018145 (1991-05-01), Kikuchi et al.
patent: 5383195 (1995-01-01), Spence et al.
patent: 5410687 (1995-04-01), Fujisaki et al.
patent: 5432797 (1995-07-01), Takano
patent: 5539699 (1996-07-01), Sato et al.
patent: 5831989 (1998-11-01), Fujisaki
patent: 5835428 (1998-11-01), Kobayashi
patent: 5841785 (1998-11-01), Suzuki
Ando Electric Co. Ltd.
Nguyen Hoa T.
LandOfFree
Failure analysis device for IC tester and memory device measurin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Failure analysis device for IC tester and memory device measurin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Failure analysis device for IC tester and memory device measurin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2151387