Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – On insulating carrier other than a printed circuit board
Patent
1994-10-25
1997-01-28
Crane, Sara W.
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
On insulating carrier other than a printed circuit board
257676, 257684, 257702, H01L 23495, H01L 2306
Patent
active
055980317
ABSTRACT:
An integrated-circuit package assembly includes a separate silicon substrate to which an integrated-circuit die is fixed. The separate silicon substrate serves as a heat spreader for the integrated-circuit die. The separate silicon substrate to which the integrated-circuit die is fixed is packaged in either a molded package body or a cavity-type package body. For the molded package body, the package body is molded around a leadframe, the integrated-circuit die, and the separate silicon substrate to which the integrated-circuit die is fixed. For a molded package body, the leadframe has bonding fingers formed at the inward ends thereof which are attached to the separate silicon substrate or the lead frame may have a die-attach pad to which is fixed the separate silicon substrate. For the cavity-type package, the package body includes a mounting surface formed adjacent to a cavity formed therein and the mounting surface has the separate silicon substrate fixed to the top surface thereof. The cavity-type body is formed of a ceramic material or as a multi-layer printed-circuit board. One or more interposer areas are formed on the top surface of the silicon substrate for attachment of connection wires from the integrated-circuit die or the leadframe. A portion of the interposer can extend between the integrated circuit die and the top surface of the silicon substrate to accommodate integrated-circuit dies of various sizes. The interposer includes a layer of oxide formed on the surface of the silicon substrate, which layer of oxide is covered with a layer of conductive material.
REFERENCES:
patent: 3526814 (1970-09-01), Piedra et al.
patent: 4047198 (1977-09-01), Sekhon et al.
patent: 4883116 (1989-11-01), Seidenberg et al.
patent: 4926242 (1990-05-01), Itoh et al.
patent: 5015803 (1991-05-01), Mahulikar et al.
patent: 5019533 (1991-05-01), Cuddihy et al.
patent: 5061987 (1991-10-01), Hsia
patent: 5068715 (1991-11-01), Wade et al.
patent: 5070390 (1991-12-01), Shimizu
patent: 5111278 (1992-05-01), Eichelberger
Fujimoto George
Groover Richard L.
Lee Sang S.
Shu William K.
Crane Sara W.
King Patrick T.
Ostrowski David
VLSI Technology Inc.
LandOfFree
Electrically and thermally enhanced package using a separate sil does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrically and thermally enhanced package using a separate sil, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically and thermally enhanced package using a separate sil will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-943026