EEPROM memory cell and corresponding manufacturing method

Details EEPROM memory cell and corresponding manufacturing method EEPROM memory cell and corresponding manufacturing method

2001-01-11

2003-04-15

Clark, Sheila V. (Department: 2815)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S266000, C438S286000

Reexamination Certificate

active

06548355

ABSTRACT:

TECHNICAL FIELD
This invention relates to an EEPROM memory cell and a corresponding manufacturing method.
The invention is particularly, but not exclusively, directed to providing an EEPROM cell of the FLOTOX type, and the description herein will make reference to this field of application for convenience of explanation.
BACKGROUND OF THE INVENTION
As is well known, a matrix of non-volatile memory cells comprises an array of memory cells arranged in rows and columns, each cell comprising a floating gate MOS transistor and a selection transistor.
Each MOS transistor comprises a drain region and a source region which are integrated in a semiconductor substrate and separated by a substrate portion known as the channel region. A floating gate region is formed above the substrate and separated therefrom by a thin layer of gate oxide. This gate oxide layer has a thinner portion known as the tunnel oxide.
A control gate region is coupled capacitively to the floating gate region through an intermediate dielectric layer known as the interpoly.
A heavily doped region is formed under the tunnel oxide and extends to beneath the drain region. Accordingly, the effective channel region will extend between the source region and this heavily doped region.
A problem with circuits including matrices of EEPROM cells wherein adjacent floating gate transistors have a common source region is that they have effective channel regions of a different length for each adjacent cell. This is due to misalignment of the various masks used at different steps of the process for forming source and drain regions and the heavily doped regions underlying the tunnel oxides.
Another problem encountered in the fabrication of electronic circuits with fast logic transistors and EEPROM matrices integrated in the same die comes from the presence of layers of composite materials, comprising silicon and a transition metal such as titanium or tungsten, known as sillicides. These silicide layers are used to provide layers of relatively low resistivity for significantly reducing the resistance of the interconnects and the contacts of individual devices, so that their speed of operation can be improved.
These silicide layers cannot, however, be utilised to fabricate devices wherein the source and drain regions are formed by an LDD implantation technique. For such devices, in fact, the source and drain regions are formed from lightly doped regions.
In detail, the formation of a silicide layer over the active areas of MOS transistors formed with the LDD implantation technique comprises, subsequently to forming the transistor gate, the following steps:
implanting first portions of the source and drain regions at a low dopant concentration;
forming spacers adjacent to the gate and the interconnection lines;
implanting, at a high concentration, second portions contained within the source and drain regions of the transistor;
depositing a transition metal onto the entire surface of the substrate;
applying a thermal process whereby the transition metal is caused to react selectively with the substrate surface to yield silicide in the areas uncovered by dielectric.
The process for forming silicide layers may develop problems in the lightly doped regions due both to the low dopant concentration and small thickness of the latter. For example, in the course of the thermal process for reacting the transition metal layer with the substrate surface, and silicidising the source region of EEPROM cells, a surface layer of the substrate is expended and some of the substrate dopant is taken up in the silicide layer. Consequently, in normal operation of the EEPROM cell, the silicide layer will be shorted to the substrate.
SUMMARY OF THE INVENTION
An embodiment of this invention provides an EEPROM memory cell having a length of the channel region which is unaffected by misalignments of the implants performed in forming the EEPROM memory cell.
Another embodiment of this invention provides an electronic circuit that integrates, in the same die, transistors with silicide layers, and a memory cell matrix which exhibits none of the problems accompanying the formation of the silicide layers.
The EEPROM memory cell includes a floating gate MOS transistor having a source region, a drain region, and a gate region projecting from the substrate and is isolated from the substrate by an oxide layer including a thinner portion, known as tunnel oxide. The memory cell also includes heavily doped regions formed under said tunnel portion and extending to beneath the drain region and the source region is heavily doped and formed simultaneously with said heavily doped regions under the tunnel oxide.
In addition, an embodiment of the invention is directed to a manufacturing method of such an EEPROM memory cell.
The features and advantages of the invention will be apparent from the following description of an embodiment thereof, given by way of non-limitative example with reference to the accompanying drawings.


REFERENCES:
patent: 4701776 (1987-10-01), Perlegos et al.
patent: 4814854 (1989-03-01), Tigelaar et al.
patent: 4833096 (1989-05-01), Huang et al.
patent: 4851361 (1989-07-01), Schumann et al.
patent: 5017979 (1991-05-01), Fujii et al.
patent: 5326999 (1994-07-01), Kim et al.
patent: 5440158 (1995-08-01), Sung-Mu
patent: 5471422 (1995-11-01), Chang et al.
patent: 5550072 (1996-08-01), Cacharelis et al.
patent: 5606521 (1997-02-01), Kuo et al.
patent: 5619052 (1997-04-01), Chang et al.
patent: 5874759 (1999-02-01), Park
patent: 5912487 (1999-06-01), Hong
patent: 5925906 (1999-07-01), Tanaka
patent: 5929479 (1999-07-01), Oyama
patent: 5936274 (1999-08-01), Forbes et al.
patent: 5937298 (1999-08-01), Hung et al.
patent: 5998826 (1999-12-01), Hung et al.
patent: 6018178 (2000-01-01), Sung
patent: 0 366 423 (1994-05-01), None
patent: 0 655 785 (1995-05-01), None
patent: 0 752 721 (1997-01-01), None
patent: 2-1176 (1990-01-01), None
patent: 5-67791 (1993-03-01), None
patent: 5-121755 (1993-05-01), None
patent: 5-121756 (1993-05-01), None
patent: 05129620 (1993-05-01), None
patent: 5-129614 (1996-05-01), None
patent: 08293564 (1996-11-01), None
patent: 09106700 (1997-04-01), None

Affiliated with

Also associated with

Rating

EEPROM memory cell and corresponding manufacturing method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with EEPROM memory cell and corresponding manufacturing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EEPROM memory cell and corresponding manufacturing method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3087760