Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2002-09-24
2004-09-28
Hassanzadeh, Parviz (Department: 1763)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C216S067000, C156S345470, C156S345290, C118S7230ER, C118S715000
Reexamination Certificate
active
06797639
ABSTRACT:
BACKGROUND OF THE DISCLOSURE
1. Field of the Invention
The present invention relates generally to a semiconductor wafer processing apparatus. More specifically, the invention relates to a dielectric etch processing chamber having improved thermal and by-product management capabilities, improved control of gaseous species residence time, and an expanded process window including high flow rates and low operating pressures.
2. Background of the Invention
One challenge facing all forms of semiconductor processing is the industry wide progression towards decreasing feature sizes resulting in rapidly shrinking critical dimensions. Current design rules have feature sizes of less than about 0.18 microns and feature sizes below about 0.1 microns are being developed.
Another challenge facing semiconductor processing is the trend towards smaller footprint devices. One approach to achieving a smaller device footprint is to build the device structure vertically and in some devices, fabricating portions of the device in the substrate itself.
These challenges generate a need for processing applications capable of fabricating high aspect ratio structures and structures with critical dimensions approaching the sub-0.1 micron range.
In view of these challenges, minimizing particulate contamination during the myriad processing sequences used to fabricate an electronic device is critical. Chamber components are selected and processes are performed in reduced atmospheres to assist in reducing and managing particles that may be present and/or generated in the processing environment. Of particular importance is the management of films that form within the process chamber during wafer processing.
Films deposited within the processing chamber are major contributors to the total particulate concentrations found within the process chamber. Films typically form on exposed chamber and process kit components during a wide variety of semiconductor processing applications.
During dielectric etch processes, for example, some of the material removed from the layer exposed to the etchant is exhausted from the processing chamber. However, some etch reaction by-products form deposits on exposed chamber surfaces and on surfaces of the etched structure.
The deposits on chamber surfaces increase in thickness as the process cycles are repeated and additional wafers are processed. As the deposit thickness increases, so too does the internal stresses associated with the deposit. Additional stresses are created in these deposits due to differences in thermal expansion rates between the deposit and the chamber surfaces. Conventional etch chambers lack appropriate thermal management techniques to reduce thermally induced stresses between accumulated deposits and chamber components. Eventually, the stresses can cause the deposits to crack, consequently releasing particles into the chamber environment. These film particles may impinge upon the wafer surface, typically creating a defect in the circuit structure on the wafer.
Control of deposit formation on the etch structure is also a critical process consideration. In high aspect ratio dielectric etch processes, for example, the formation of a thin sidewall layer or passivation layer is desired to help maintain sidewall profile control as the depth of the etched feature increases. As feature sizes decrease, however, sidewall profile control becomes increasingly more difficult and possibly unfeasible using conventional plasma etch chambers. Decreasing critical dimensions require increasingly refined control of an expanded range of etch process chemistry parameters not provided by conventional etch chambers.
Therefore, there is a need for a dielectric etch processing apparatus with the capability of providing expanded processing capabilities with improved process parameter control that enables advanced feature dielectric etch processes.
SUMMARY OF INVENTION
The disadvantages associated with the prior art etch chambers and the challenges posed by advanced dielectric etch processes are overcome by embodiments of the present invention of a thermally controlled plasma etch chamber having an expanded process window and improved by product management capabilities. The inventive process chamber is generally a capacitively coupled plasma source chamber and, more specifically, a capacitively coupled chamber operating in an RIE mode and MERIE mode.
An embodiment of an apparatus according to the present invention comprises a capacitively coupled reactor for plasma etch processing of substrates at subatmospheric pressures having a chamber body defining a processing volume, a lid provided upon the chamber body, the lid being a first electrode, a substrate support provided in the processing volume and comprising a second electrode, a radio frequency source coupled at least to one of the first and second electrodes, a process gas inlet configured to deliver process gas into the processing volume, and an evacuation pump system having pumping capacity of at least 1600 liters/minute. The greater pumping capacity controls residency time of the process gases so as to regulate the degree of dissociation into more reactive species, such as free fluorine.
REFERENCES:
patent: 4033287 (1977-07-01), Alexander, Jr. et al.
patent: 4842683 (1989-06-01), Cheng et al.
patent: 4924807 (1990-05-01), Nakayama et al.
patent: 4980204 (1990-12-01), Fuji et al.
patent: 5070814 (1991-12-01), Whiffen et al.
patent: 5105761 (1992-04-01), Charlet et al.
patent: 5194550 (1993-03-01), Rance et al.
patent: 5244501 (1993-09-01), Nakayama et al.
patent: 5282899 (1994-02-01), Balmashnov et al.
patent: 5338399 (1994-08-01), Yanagida
patent: 5366590 (1994-11-01), Kadomura
patent: 5368685 (1994-11-01), Kumihashi et al.
patent: 5698062 (1997-12-01), Sakamoto et al.
patent: 5753132 (1998-05-01), Shamouilian et al.
patent: 5788799 (1998-08-01), Steger et al.
patent: 5798016 (1998-08-01), Oehrlein et al.
patent: 5843847 (1998-12-01), Pu et al.
patent: 5870271 (1999-02-01), Herchen
patent: 5886863 (1999-03-01), Nagasaki et al.
patent: 5888309 (1999-03-01), Yu
patent: 5980687 (1999-11-01), Koshimizu
patent: 6014943 (2000-01-01), Arami et al.
patent: 6063199 (2000-05-01), Sajoto et al.
patent: 6073577 (2000-06-01), Lilleland et al.
patent: 6108189 (2000-08-01), Weldon et al.
patent: 6122159 (2000-09-01), Arai et al.
patent: 6165910 (2000-12-01), Flanner et al.
patent: 6166897 (2000-12-01), Matsunaga
patent: 6174451 (2001-01-01), Hung et al.
patent: 6230651 (2001-05-01), Ni et al.
patent: 6251216 (2001-06-01), Okamura et al.
patent: 6387287 (2002-05-01), Hung et al.
patent: 6403491 (2002-06-01), Liu et al.
patent: 2003/0000913 (2003-01-01), Hung et al.
patent: 0 512 936 (1992-11-01), None
patent: 0 942 060 (1999-09-01), None
patent: 10-209257 (1999-08-01), None
patent: 02000012285 (2000-01-01), None
Patent Abstracts of Japan. Publication No. 0189928. Sep. 27, 1985 (Fujitsu).
Patent Abstracts of Japan. Publication No. 403281780. Dec. 12, 1991 (Hitaghi).
Patent Abstracts of Japan. Publication No. 09191002 A. Jul. 22, 1997 (Fukuda Seiichi).
Patent Abstracts of Japan, Publication No. 11176920, Feb. 7, 1999 (Shin Etsu Chem Co Ltd).
Chatterjee, R., Karecki, S., Pruette, L., and Reif, R., “Evaluation of Unsaturated Fluorocarbons for Dielectric Etch Applications,”Electrochemical Society Proceedings, vol. 99-30. 1999, pp. 251-262.
Bjorkman Claes
Carducci James D
Lee Evans Y
Luscher Paul E
Noorbakhsh Hamid
Applied Materials Inc.
Bach Joseph
Hassanzadeh Parviz
Wallace Robert M.
LandOfFree
Dielectric etch chamber with expanded process window does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dielectric etch chamber with expanded process window, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dielectric etch chamber with expanded process window will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3232270