Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2009-08-06
2011-11-15
Picardat, Kevin M (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S183000, C438S233000, C438S259000, C438S261000, C438S275000, C438S279000, C438S591000
Reexamination Certificate
active
08058119
ABSTRACT:
The present disclosure provides a method for making metal gate stacks of a semiconductor device. The method includes forming a high k dielectric material layer on a semiconductor substrate; forming a conductive material layer on the high k dielectric material layer; forming a dummy gate in a n-type field-effect transistor (nFET) region and a second dummy gate in a pFET region employing polysilicon; forming an inter-level dielectric (ILD) material on the semiconductor substrate; applying a first chemical mechanical polishing (CMP) process to the semiconductor substrate; removing the polysilicon from the first dummy gate, resulting in a first gate trench; forming a n-type metal to the first gate trench; applying a second CMP process to the semiconductor substrate; removing the polysilicon from the second dummy gate, resulting in a second gate trench; forming a p-type metal to the second gate trench; and applying a third CMP process to the semiconductor substrate.
REFERENCES:
patent: 6255698 (2001-07-01), Gardner et al.
patent: 6365450 (2002-04-01), Kim
patent: 6410376 (2002-06-01), Ng et al.
patent: 6586288 (2003-07-01), Kim et al.
patent: 7390709 (2008-06-01), Doczy et al.
patent: 7902058 (2011-03-01), Datta et al.
patent: 2003/0045080 (2003-03-01), Visokay et al.
patent: 2004/0087070 (2004-05-01), Nakajima
patent: 2005/0110098 (2005-05-01), Yoshihara
patent: 2005/0253173 (2005-11-01), Wang et al.
patent: 2007/0066077 (2007-03-01), Akasaka et al.
patent: 2008/0283929 (2008-11-01), Nabatame
patent: 2009/0181504 (2009-07-01), Lin et al.
patent: 2009/0230479 (2009-09-01), Hsu et al.
patent: 1450658 (2003-10-01), None
patent: 1729565 (2006-02-01), None
Chinese Patent Office, Office Action mailed Dec. 2, 2010; Application No. 200910168339.1, 7 pages.
Chuang Harry
Chung Sheng-Chen
Thei Kong-Beng
Au Bac
Haynes and Boone LLP
Picardat Kevin M
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Device scheme of HKMG gate-last process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device scheme of HKMG gate-last process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device scheme of HKMG gate-last process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4265445