Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-01-09
2007-01-09
Picardat, Kevin M. (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S649000, C438S682000, C257S754000, C257S757000
Reexamination Certificate
active
10905517
ABSTRACT:
Disclosed herein are various embodiments of semiconductor devices and related methods of manufacturing a semiconductor device. In one embodiment, a method includes providing a semiconductor substrate and forming a metal silicide on the semiconductor substrate. In addition, the method includes treating an exposed surface of the metal silicide with a hydrogen
itrogen-containing compound to form a treated layer on the exposed surface, where the composition of the treated layer hinders oxidation of the exposed surface. The method may then further include depositing a dielectric layer over the treated layer and the exposed surface of the metal silicide.
REFERENCES:
patent: 6287966 (2001-09-01), Lui et al.
patent: 6586331 (2003-07-01), Lui et al.
patent: 6916699 (2005-07-01), Agarwal
Chang Cheng-Hung
Cheng Shwang-Ming
Huang Yu-Lien
Wu Zhen-Cheng
Baker & McKenzie LLP
Picardat Kevin M.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Decreasing metal-silicide oxidation during wafer queue time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decreasing metal-silicide oxidation during wafer queue time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decreasing metal-silicide oxidation during wafer queue time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3778454