Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-05-15
2007-05-15
Kerveros, James C (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C324S765010
Reexamination Certificate
active
10154476
ABSTRACT:
A semiconductor device includes an integrated main circuit and an auxiliary circuit on a semiconductor substrate. The auxiliary circuit is configured to output and/or for receive electrical signals to and/or from the main circuit and is arranged at a distance from the main circuit in a kerf region of the semiconductor device. The main and auxiliary circuits each include a contact device that can be externally contact-connected to produce a temporary electrical signal connection between the main and auxiliary circuits.
REFERENCES:
patent: 3849872 (1974-11-01), Hubacher
patent: 5214657 (1993-05-01), Farnworth et al.
patent: 5899703 (1999-05-01), Kalter et al.
patent: 6366110 (2002-04-01), Buck
patent: 6489791 (2002-12-01), Tsujii
patent: 6730529 (2004-05-01), Kalter et al.
patent: 2001/0022360 (2001-09-01), Richter
patent: 3724144 (1989-02-01), None
patent: 199 17 586 (2000-02-01), None
patent: 2000323539 (2000-11-01), None
patent: 2001085479 (2001-03-01), None
Fish & Richardson P.C.
Kerveros James C
LandOfFree
Built off self test (BOST) in the kerf does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Built off self test (BOST) in the kerf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Built off self test (BOST) in the kerf will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3812446