Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1999-12-22
2003-02-04
Ton, David (Department: 2784)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S728000, C714S729000, C714S735000, C714S733000, C714S726000
Reexamination Certificate
active
06516432
ABSTRACT:
FIELD OF THE INVENTION
The present invention is generally related to testing and diagnosing integrated circuits and, more particularly, to testing and diagnosing alternating current scan chain defects and localizing these defects to a particular shift register latch or associated clock tree.
BACKGROUND
Integrated circuit technology typically utilizes scan based design methodologies and techniques in order to facilitate design, testing, and diagnostic procedures. The scan based design methodology typically reconfigures sequential logic into combinational logic blocks which are interconnected by shift register latches. Typical alternating current (AC) scan design tests the operation of the shift register latches by serially loading and unloading predetermined bit patterns through the shift register latches. The serial output bit patterns are compared to the input patterns to identify faulty latches.
Current scan based designs typically use scan chains to detect AC defects. However, these scan chains are typically tested through the application of external inputs. Presently, no AC scan chain configurations have utilized built-in self test features or on-board clock support.
SUMMARY OF THE INVENTION
This invention is directed to an apparatus for performing AC scan chain built-in self test and diagnostics of an integrated circuit. The apparatus includes a reconfigurable linear feedback shift register (LFSR) having an input and a plurality of output lines. The LFSR generates a bit pattern. A plurality of scan chain latches interconnect to the LFSR, and each scan chain latch serially receives at a respective input the bit pattern output by the LFSR. Each scan chain latch propagates the bit pattern from the respective input to a respective output of each scan chain latch. A multiple input signature register (MISR) receives the bit patterns output by the respective scan chain latches, and generates a signature in accordance with the bit patterns input from the scan chain latches. A comparison circuit compares the signature with an expected signature based upon the pattern input to the plurality of scan chain latches. A controller reconfigures the LFSR to vary bit patterns output by the LFSR and varies the timing sequence of the LFSR, the plurality of scan chain latches, the MISR, and the comparison circuit. When the signature is equal to the expected signature, the scan chain latches are functioning correctly.
These and other improvements are set forth in the following detailed description. For a better understanding of the invention with advantages and features, refer to the description and to the drawings.
REFERENCES:
patent: 3761695 (1973-09-01), Eichelberger
patent: 5025344 (1991-06-01), Maly et al.
patent: 5329533 (1994-07-01), Lin
patent: 5383143 (1995-01-01), Crouch et al.
patent: 5640402 (1997-06-01), Motika et al.
patent: 5761489 (1998-06-01), Broseghini et al.
patent: 5831992 (1998-11-01), Wu
patent: 5930270 (1999-07-01), Forlenza et al.
patent: 6327685 (2001-12-01), Koprowski et al.
Song et al., “Diagnostic Techniques for the IBM S/390 600 MHz G5 Microprocessor,” ITC International Test Conference, 1999, pp. 1073-1082.
D.P. Vallet, “IC Failure Analysis: The Importance of Test. and Diagnostics” IEEE Design & Test. of Computers, Jul.-Sep. 1997, pp. 76-82.
S. Edirisooriya and G. Edirisooriya, “Diagnosis of Scan Path Failures”, Proceedings of 1995 IEEE VLSI Test. Symposium, Apr. 1995, pp. 250-255.
S. Kundu, “Diagnosing Scan Chain Faults”, IEEE Trans. on VLSI Systems, vol. 2, No. 4, Dec. 1994, pp. 512-516.
J.L. Schafer, F.A., Policastri, and R.J. McNulty, “Partner SRLs for Improved Shift Register Diagnostics”, Proceedings of 1992 IEEE VLSI Test. Symposium, 1992, pp. 198-201.
P.H. Bardell and W.H. McAnney, “Self-Testing of Multichip Modules,” Proceedings of the IEEE International Test. Conference, 1982, pp. 200-204.
E.B. Eichelberger and T.W. Williams, “A Logic Design Structure for LSI Testability”, Proceedings of the 14th Design Automation Conference, New Orleans, 1977, pp. 462-468.
Druckerman Howard B.
Motika Franco
Nigh Phillip J.
Song Peilin
Augspurger Lynn L.
International Business Machines - Corporation
Ton David
LandOfFree
AC scan diagnostic method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with AC scan diagnostic method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and AC scan diagnostic method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3161686