Layout architecture for core I/O buffer
Layout for pull-up/pull-down devices of off-chip driver
Leakage current compensation circuit
Low inductance semiconductor device having half-bridge...
Low power on-chip global interconnects
Low voltage device operable with a high voltage supply
Low voltage metal oxide semiconductor threshold referenced...
LSI core including voltage generation circuit and system LSI...