Checkpoint table for selective instruction flushing in a specula
Circuit that implements semaphores in a multiprocessor...
Circuits and methods for recovering link stack data upon...
Common-thread inter-process function calls invoked by jumps...
Compound instructions in a multi-threaded processor
Configurable hardware register stack for CPU architectures
Context processing by substantially simultaneously selecting...
Context scheduling
Cover instruction and asynchronous backing store switch