Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Reexamination Certificate
2006-04-18
2006-04-18
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
Reexamination Certificate
active
07032104
ABSTRACT:
A circuit comprising a register stack and a control circuit. The register stack may be configured as (i) a plurality of segments addressable through a segment address signal and (ii) a plurality of registers within each of the plurality of segments. The plurality of registers are generally addressable through a register address signal. The control circuit may be configured to (i) store a plurality of register states, (ii) store a segment count signal, and (iii) present the segment address signal responsive to the plurality of register states, the segment count signal, and the register address signal.
REFERENCES:
patent: 4402042 (1983-08-01), Guttag
patent: 5001626 (1991-03-01), Kashiyama et al.
patent: 5083263 (1992-01-01), Joy et al.
patent: 5226142 (1993-07-01), Vegesna et al.
patent: 5437043 (1995-07-01), Fujii et al.
patent: 5636362 (1997-06-01), Stone et al.
patent: 5655132 (1997-08-01), Watson
Chan Eddie
Christopher P. Maiorana P.C.
Huisman David J.
LSI Logic Corporation
LandOfFree
Configurable hardware register stack for CPU architectures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configurable hardware register stack for CPU architectures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable hardware register stack for CPU architectures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3610965