Cover instruction and asynchronous backing store switch

Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

709108, 712 4, G06F 948

Patent

active

060651148

ABSTRACT:
A computer-implemented method of switching contexts in a processor is provided. The processor includes a register stack (RS) that has first and second portions. The processor includes a register stack engine (RSE) to exchange information, in one of instruction execution dependent and independent modes between the second portion and the storage area. The computer implemented method of switching contexts includes the following steps: It is determined whether an interrupt occurred; a first register (IFM) configured to store a content of a second register (CFM) is invalidated, the CFM is configured to store control information related to the first portion; it is determined whether an interrupt handler needs to access the RS; and if so, the IFM is validated, the content of the CFM is copied to the IFM, and RSE is caused to exchange information between both the first and second portions of the RS and the storage area. On return from interruption, if IFM is validated, CFM is restored from IFM else CFM remains unchanged. The COVER instruction enables lightweight interrupt handling in a processor with a Register Stack.

REFERENCES:
patent: 5161226 (1992-11-01), Wainer
patent: 5327566 (1994-07-01), Forsyth
patent: 5333296 (1994-07-01), Bouchard
patent: 5428779 (1995-06-01), Allegrucci et al.
patent: 5535397 (1996-07-01), Durante et al.
patent: 5550993 (1996-08-01), Ehlig
patent: 5564031 (1996-10-01), Amerson et al.
patent: 5606696 (1997-02-01), Ackerman
patent: 5640582 (1997-06-01), Hays
patent: 5852726 (1998-12-01), Lin
patent: 5857096 (1999-01-01), Bistry
A VLSI RISC, David A. Patterson and Carlo H. Sequin, Computer Magazine, vol. 15, No. 9, (ISSN 0018-9162) Sep. 1982, pp. 8-21.
RISC Systems, Daniel Tabak, Microprocessors and Microsystems, vol. 12, No. 4, May, 1988, pp. 179-185.
A Simple Interprocedural Register Allocation Algorithm and Its Effectiveness for LISP, Peter A. Steenkiste and John L. Hennessy, acm Transactions on Programming Languages and Systems, vol. 11, No. 1, Jan., 1989, pp. 1-32.
Register Stack, AM29040 Microprocessor User Manual, 29K Family, Rev. A., May, 1994, pp. 4-3-4-16.
Software Considerations, David L. Weaver/Tom Germond, The SPARC Architecture Manual, Version 9, 1994, pp. 291-294.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Cover instruction and asynchronous backing store switch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cover instruction and asynchronous backing store switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cover instruction and asynchronous backing store switch will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-268973

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.