Search
Selected: R

Radio network and method of establishing time...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

RAID controller card coupled via first and second edge...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

RAID system for performing efficient mirrored posted-write...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

RAID system for performing efficient mirrored posted-write...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

RAM controller interface device for RAM compatibility...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Rate adaptation in a wireless communication system

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Re-ordering a first request within a FIFO request queue to a...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Read latency across a bridge

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Read request performance of a multiple set buffer pool bus...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Read-write interface system and method that accesses a...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Read/write state machines for transferring data to/from host...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Utility Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Readback registers

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Real-time hardware master/slave re-initialization

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Real-time I/O processor used to implement bus interface...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Real-time industrial ethernet ethercat communication control

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Receive buffer in a data storage system

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable computing architecture for providing pipelined da

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable IEEE 1149.1 bus interface

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable virtual backplane architecture

Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconstructing transaction order using clump tags

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.