Real-time hardware master/slave re-initialization

Details Real-time hardware master/slave re-initialization Real-time hardware master/slave re-initialization

1998-02-24

2000-03-14

Auve, Glenn A.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710104, 710 10, G06F 1300

Patent

active

06038624&

ABSTRACT:
A computer system in which various system peripherals are automatically re-initialized after being hot-swapped. The reinitialization includes accommodation of any required master/slave relationships between the peripherals.

REFERENCES:
patent: 5761460 (1998-06-01), Santos et al.
patent: 5768541 (1998-06-01), Pan-Ratzlaff
patent: 5852743 (1998-12-01), Yeh
"Plug and Play BIOS Specification", Compaq Computer Corporation, Phoenix Technologies LTD., Intel Corporation, Version 1.0A, May 5, 1994, 55 pages.
"Device Bay", Device Bay Interface Specification, Compaq, Intel, Microsoft, Revision .83 Dec. 23, 1997, 204 pages.

Affiliated with

Also associated with

Rating

Real-time hardware master/slave re-initialization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Real-time hardware master/slave re-initialization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real-time hardware master/slave re-initialization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-179559