Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2004-03-31
2008-11-04
Shin, Christopher B. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S029000, C710S052000
Reexamination Certificate
active
07447826
ABSTRACT:
A method according to one embodiment may include receiving data in a receive buffer, the receive buffer comprising a plurality of buffers, and sending a hold command to a transmitting node currently sending data to hold transmission of additional data when a level of the data in the receive buffer reaches a high threshold level. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.
REFERENCES:
patent: 5473604 (1995-12-01), Lorenz et al.
patent: 5691985 (1997-11-01), Lorenz et al.
patent: 5732286 (1998-03-01), Leger
patent: 5995486 (1999-11-01), Iliadis
patent: 6249756 (2001-06-01), Bunton et al.
patent: 6252851 (2001-06-01), Siu et al.
patent: 6490271 (2002-12-01), Erjanne
patent: 6687254 (2004-02-01), Ho et al.
patent: 2002/0159480 (2002-10-01), Sekihata et al.
patent: 2003/0074515 (2003-04-01), Resnick
patent: 2004/0100977 (2004-05-01), Suzuki et al.
patent: 2004/0202155 (2004-10-01), Natarajan et al.
patent: 2004/0252716 (2004-12-01), Nemazie
patent: 2005/0094668 (2005-05-01), Hanif et al.
patent: 2005/0223140 (2005-10-01), Seto et al.
patent: 2005/0223141 (2005-10-01), Seto et al.
patent: 2005/0233140 (2005-10-01), Oh et al.
patent: 2006/0095608 (2006-05-01), Seto
“PCI Express Base Specification Revision 1.0”,PCI Express, Table of Contents, (Jul. 24, 2002), 15 pgs.
“PCI-X Addendum to the PCI Local Bus Specification”,Revision 1.0a, Table of Contents, (Jul. 24, 2000), 9 pgs.
“Serial ATA: High speed Serialized AT Attachment, Serial ATA Workgroup”,Revision 1.0a, Table of Contents, APT Technologies, Inc., (Jan. 7, 2003), 10 pgs
“American National Standard”, Working Draft Serial Attached SCSI - 1.1 (SAS-1.1), Revision 6 (Oct. 2, 2004), 534 pgs.
“INCITS working draft proposed Americna National Standard for Information Technology”, Fibre Channel-Framing and Signaling-2 (FC-FS-2) Rev 0.30 (Sep. 7, 2004), 442 pgs.
“Working Draft American National Standard, Project T10/1601-D”, Information Technology-Serial Attached SCSI-1.1 (SAS-1.1): Revision 1, Table of Contents, (Sep. 18, 2003), 564 pgs.
Office action dated Jul. 11, 2007 for U.S. Appl. No. 10/977,181.
Office Action dated Dec. 20, 2006 for U.S. Appl. No. 10/815,271.
Final Office action dated Jun. 04, 2007 for U.S. Appl. No. 10/815,271.
Notice of Allowance issued in U.S. Appl. No. 10/977,181, dated Dec. 11, 2007, 12 pgs.
Beckett Richard C.
Devidas Devicharan
Seto Pak-Lung
Grossman Tucker Perreault & Pfleger PLLC
Intel Corporation
Shin Christopher B.
LandOfFree
Receive buffer in a data storage system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Receive buffer in a data storage system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Receive buffer in a data storage system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4023443