Hardware command block delivery queue for host adapters and othe
Hierarchical ring buffers for buffering data between processor a
High performance, variable data width FIFO buffer
High speed processor
High-speed internal bus architecture for an integrated circuit
Host bus adapter based scalable performance storage...
Host channel adapter having partitioned link layer services...
Host signal processing modem using a software circular buffer in
Hybrid data I/O for memory applications