Atomic transaction processing for logic simulation
Automated bottom-up and top-down partitioned design synthesis
Automated test vector generation and verification
Automatic adjustment for counting instrumentation
Automatic ATAP test bench generator
Automatic check for cyclic operating conditions for SOI...
Automatic time warp for electronic system simulation
Automatic, hierarchy-independent partitioning method for...