Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2008-09-30
2010-06-29
Chung, Phung M (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S726000
Reexamination Certificate
active
07747920
ABSTRACT:
A method and apparatus for testing or diagnosing faults in a scan-based integrated circuit using a unified self-test and scan-test technique. The method and apparatus comprises using a unified test controller to ease prototype debug and production test. The unified test controller further comprises using a capture clock generator and a plurality of domain clock generators each embedded in a clock domain to perform self-test or scan-test. The capture clocks generated by the capture clock generator are used to guide at-speed or reduced-speed self-test (or scan-test) within each clock domain. The frequency of these capture clocks can be totally unrelated to those of system clocks controlling the clock domains. This unified approach allows designers to test or diagnose stuck-type and non-stuck-type faults with a low-cost DFT (design-for-test) tester or a low-cost DFT debugger. A computer-aided design (CAD) method is further developed to realize the method and synthesize the apparatus.
REFERENCES:
patent: 5349587 (1994-09-01), Nadeau-Dostie et al.
patent: 5680543 (1997-10-01), Bhawmik et al.
patent: 5878055 (1999-03-01), Allen
patent: 6070260 (2000-05-01), Buch et al.
patent: 6195776 (2001-02-01), Ruiz et al.
patent: 6327684 (2001-12-01), Nadeau-Dostie et al.
patent: 6327687 (2001-12-01), Rajski et al.
patent: 6442722 (2002-08-01), Nadeau-Dostie et al.
patent: 6487688 (2002-11-01), Nadeau-Dostie
patent: 6557129 (2003-04-01), Rajski et al.
patent: 6829740 (2004-12-01), Rajski et al.
patent: 6901546 (2005-05-01), Chu et al.
patent: 6954887 (2005-10-01), Wang et al.
patent: 7032148 (2006-04-01), Wang et al.
patent: 7451371 (2008-11-01), Wang et al.
patent: 2002/0120896 (2002-08-01), Wang et al.
G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan, and J. Rajski, “Logic BIST for Large Industrial Designs: Real Issues and Case Studies”, Proc., IEEE International Test Conf., pp. 358-367, 1999.
Wang Laung-Terng
Wen Xiaoqing
Bacon & Thomas PLLC
Chung Phung M
Syntest Technologies, Inc.
LandOfFree
Method and apparatus for unifying self-test with scan-test... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for unifying self-test with scan-test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for unifying self-test with scan-test... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4241848