Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-05-28
1998-02-17
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438241, 148DIG19, 148DIG20, H01L 218244
Patent
active
057190798
ABSTRACT:
A method of forming a local interconnect in an SRAM, simultaneously with the formation of a salicide in logic devices on the same semiconductor substrate, is described. A semiconductor substrate on which MOS (Metal Oxide Semiconductor) transistors have been formed is provided. The transistors are separated by field isolation regions, and each transistor has a gate overlying a gate oxide and has source and drain regions in the substrate. Spacers are provided on the sidewalls of the gates, and some of the field oxide regions in the SRAM have polysilicon interconnects, with sidewall spacers. The sidewall spacers are removed from the polysilicon interconnects. A layer of titanium is deposited over the semiconductor substrate. A salicide is formed over the gates, the source and drain regions, and the polysilicon interconnects, so that the local interconnect is formed connecting the polysilicon interconnects to one of the source regions.
REFERENCES:
patent: 4950620 (1990-08-01), Harrington, III
patent: 5066602 (1991-11-01), Takemoto et al.
patent: 5187122 (1993-02-01), Bonis
patent: 5340762 (1994-08-01), Vora
patent: 5554549 (1996-09-01), Huang
patent: 5580806 (1996-12-01), Chang et al.
S. Wolf, "Silicon Processing for the VLSI Era--vol. 2" Lattice Press, Sunset Beach, CA, pp. 571-572, 1990.
Lee Jin-Yuan
Liang Mong-Song
Yoo Chue-San
Ackerman Stephen B.
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
Tsai Jey
LandOfFree
Method of making a semiconductor device having high density 4T S does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a semiconductor device having high density 4T S, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor device having high density 4T S will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1783680