Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
Inventor
active
Controlling improvement of critical dimension of dual...
Method for modulating uniformity of deposited layer thickness
Method for reducing critical dimension of dual damascene...
Method of filling gap with dielectrics
Method of forming a dual damascene structure on a semiconductor
No associations
LandOfFree
Yeong-Chih Lai does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Yeong-Chih Lai, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Yeong-Chih Lai will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-696922