Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Examiner
active
No affiliations
ASIC design support system
Layout to minimize gate orientation related skew effects
Method and apparatus for performing extraction using a model...
Method and arrangement for layout and manufacture of gridded...
Method for designing integrated circuit based on the...
LandOfFree
Yelena Rossoshek does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Yelena Rossoshek, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Yelena Rossoshek will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2619325