Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-08-28
2003-07-29
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C257S202000, C257S206000, C257S300000, C257S401000, C438S296000, C438S261000, C438S234000, C438S129000
Reexamination Certificate
active
06601224
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to integrated circuits, and more specifically, to integrated circuit layout design.
BACKGROUND
As the frequency of VLSI circuits increases, the need to control skew in critical circuits becomes increasingly important. Two major process related components of skew are optical astigmatism and angle of implantation. Both of these effects are sensitive to gate orientation.
Optical astigmatism can cause vertical and/or horizontal lines to be imaged onto a silicon wafer less accurately than normal. The accuracy of these critical dimensions (CDs) is fundamental but obviously some variance must be tolerated. Variance in the width and/or length of the intended transistor channel dimensions ultimately affects the strength, &bgr;, (Eq. 1.4), i.e. the current carrying capability of the device (Eqs 1.2 & 1.3). This effect is becoming ever more dominant as CDs continue to approach photolithographical limits.
The second source of transistor driving strength modulation, albeit less dominant, is a result of a variance in the angle of implantation. This causes a modulation of the device threshold voltage, V
t
, resulting in a change in the effective driving strength of the device.
In the prior art, several methods have been used to control skew. Two of these are:
use of long-channeled transistors
guaranteeing the same gate orientation of all critical circuits.
The use of long-channel transistors minimizes the effects of poly CD variance reducing the percentage change in L
eff
(Eq. 1.6) caused by &Dgr;l. However, in order to achieve that same effective driving strength for the driver in question, the effective width, W
eff
(Eq. 1.5) must be increased so that the &bgr; of the device is equal to that of the minimum channel device. Long-channel drivers inherently consume more die area. For example, a 20% increase in L
eff
requires a 20% increase in W
eff
which translates to a 20% or more increase in silicon area required.
FIG. 1A
illustrates a driver circuit that may be implemented with the various circuits described below.
FIG. 1B
illustrates one layout of the driver of
FIG. 1A
having a vertical orientation with parallel transistors.
FIG. 1C
illustrates an alternative layout with parallel transistors having a horizontal orientation. The driver may alternatively be implemented as a single large device, as shown in FIG.
1
D. The device example shown has a W/L ratio of 12.
FIG. 1E
shows the horizontal embodiment of the single legged device. A vertical implementation may be done in the alternative.
Guaranteeing the same gate orientation for all critical transistors is another method of controlling skew. However, maintaining the same gate orientation is not always practical. For example, I/O cells are normally placed radially to form the I/O ring of a design as shown in FIG.
2
. As can be seen, the same I/O library element is placed on both the top/bottom and left/right side of a die. Thus, the same gate orientation can not be maintained.
Therefore, an improved method of controlling skew would be advantageous.
SUMMARY OF THE INVENTION
A method and apparatus for a driver layout is described. The layout includes an first number of gate lines arranged along a first axis and a second equal number of gates arranged along a second axis, such that the first set of gates lines is orthogonal to the second set of gates lines. The layout includes a total of N discrete transistors.
REFERENCES:
patent: 5404033 (1995-04-01), Wong et al.
patent: 5510999 (1996-04-01), Lee et al.
patent: 5796624 (1998-08-01), Sridhar et al.
patent: 5887002 (1999-03-01), Cooke et al.
patent: 5898194 (1999-04-01), Gheewala
patent: 5923569 (1999-07-01), Kumashiro et al.
patent: 5965925 (1999-10-01), Kornachuk et al.
patent: 5990502 (1999-11-01), Park
patent: 6269199 (2001-07-01), Maloney
patent: 6323985 (2001-11-01), Maloney
patent: 6333656 (2001-12-01), Schober
Mathias et al., “Flag: A flexible layout generator for analog MOS transistors”, Jun. 6, 1998, Solid-State Circuits, IEEE Journal, vol.: 33 Issue, pp.: 896-903.
Bates Jeffrey W.
Kiss Stephen W.
LandOfFree
Layout to minimize gate orientation related skew effects does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layout to minimize gate orientation related skew effects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout to minimize gate orientation related skew effects will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3086623