Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
Inventor
active
Dielectric layer above floating gate for reducing leakage...
Method of forming a memory device having improved erase speed
Method of forming dielectric layer above floating gate for...
Non-volatile memory device with improved erase speed
SONOS memory cell having a graded high-K dielectric
No associations
LandOfFree
Takashi Whitney Orimoto does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Takashi Whitney Orimoto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Takashi Whitney Orimoto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2258626