Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
Inventor
active
Autoranging digital analog phase locked loop
CMOS triggered NMOS ESD protection circuit
Design implementation to suppress latchup in voltage...
ESD protection with uniform substrate bias
NMOS triggered NMOS ESD protection circuit using low voltage...
No associations
LandOfFree
Roger A. Cline does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Roger A. Cline, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Roger A. Cline will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-1510992