Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Amplitude control
Patent
1999-06-03
2000-11-14
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Amplitude control
327313, 327566, 361 56, H03K 508
Patent
active
061475386
ABSTRACT:
An integrated circuit is provided with electrostatic discharge (ESD) protection circuitry (120) A substrate region in the semiconductor substrate is enclosed by a ring of highly doped region (350). An NMOS ESD protection transistor (N1) with its backgate in the enclosed substrate region can be voltage pumped by pump circuitry (N2) in order to trigger bipolar conduction of the ESD protection transistor at a lower voltage. Control circuitry (304) is connected to the signal bond pad and to the gate of amplifier circuitry (P1) to provide a voltage pulse in response to an ESD zap applied to the signal bond pad. PMOS amplifier circuitry (P1) provides an amplified voltage pulse to the pump circuitry with a magnitude approximately equal to the ESD potential on the signal pad so that a strong pump current is provided to the highly doped ring.
REFERENCES:
patent: 4855620 (1989-08-01), Duvvury et al.
patent: 4896243 (1990-01-01), Chatterjee et al.
patent: 5208719 (1993-05-01), Wei
patent: 5345356 (1994-09-01), Pianka
patent: 5404041 (1995-04-01), Diaz et al.
patent: 5450267 (1995-09-01), Diaz et al.
patent: 5468667 (1995-11-01), Diaz et al.
patent: 5508649 (1996-04-01), Shay
patent: 5528188 (1996-06-01), Au et al.
patent: 5637892 (1997-06-01), Leach
patent: 5663678 (1997-09-01), Chang
patent: 5956219 (1999-09-01), Maloney
Singh, Gajendra, et al; Sun Microsystems, Inc./Silicon Technology Development, Texas Instruments, 4kV ESD Protection for Mixed Voltage IOs om a 400 MHz Microprocessor, presented at DesignCon '99, Jan., 1999, 2 pages.
Amerasekera, Ajith & Duvvury, Charvaka, ESD in Silicon Integrated Circuits (1995); pp. 55-134.
Ramaswamy, S., et al; EOS/ESD Reliability of Deep Sub-Micron NMOS Protection Devices, Int'l Reliability Physics Symposium (IRPS) (1995).
Ramaswamy, S., et al.; EOS/ESD Analysis of High-Density Logic Chips, Univ. of Ill/Texas Instruments Incorporated, unnumbered and undated.
Duvvury, C., et al.; ESD: A Pervasive Reliability Concern for IC Technologies, vol. 81, No. 5, Proc. IEEE , May 1993, pp. 691-702.
Andresen Bernhard H.
Cline Roger A.
Brady III W. James
Callahan Timothy P.
Laws Gerald E.
Luu An T.
Telecky Jr. Frederick J.
LandOfFree
CMOS triggered NMOS ESD protection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS triggered NMOS ESD protection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS triggered NMOS ESD protection circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2068701