Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2007-01-23
2007-01-23
Jackson, Stephen W. (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C257S360000
Reexamination Certificate
active
10982347
ABSTRACT:
The voltage tolerant circuit with improved latchup suppression includes: a diode device having a first end coupled to a source voltage node; a first NWELL guard ring surrounding the diode device; a diode coupled between a second end of the string of diodes and an output pad; a second NWELL guard ring surrounding the diode; and a transistor device coupled between the output pad and a substrate node. The NWELL guardrings disrupt the parasitic SCR operation by adding an additional N+ diffusion without affecting the substrate pump current delivered by the diode.
REFERENCES:
patent: 5945713 (1999-08-01), Voldman
patent: 5959820 (1999-09-01), Ker et al.
patent: 6858902 (2005-02-01), Salling et al.
patent: 6965504 (2005-11-01), Liu et al.
Cadena-Hernandez Jose A.
Cline Roger A.
Duvvury Charvaka
Salcedo-Suner Jorge
Benenson Boris
Jackson Stephen W.
Stewart Alan K.
LandOfFree
Design implementation to suppress latchup in voltage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design implementation to suppress latchup in voltage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design implementation to suppress latchup in voltage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3785431